Electronic Components Datasheet Search
  English  ▼

X  

G35 Datasheet(PDF) 74 Page - Intel Corporation

Part # G35
Description  Express Chipset
PDF  351 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INTEL [Intel Corporation]
Direct Link  http://www.intel.com
Logo INTEL - Intel Corporation

G35 Datasheet(HTML) 74 Page - Intel Corporation

Back Button G35 Datasheet HTML 70Page - Intel Corporation G35 Datasheet HTML 71Page - Intel Corporation G35 Datasheet HTML 72Page - Intel Corporation G35 Datasheet HTML 73Page - Intel Corporation G35 Datasheet HTML 74Page - Intel Corporation G35 Datasheet HTML 75Page - Intel Corporation G35 Datasheet HTML 76Page - Intel Corporation G35 Datasheet HTML 77Page - Intel Corporation G35 Datasheet HTML 78Page - Intel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 74 / 351 page
background image
GMCH Register Description
74
Datasheet
Host-PCI Express bridge, the GMCH will generate a Type 1 Configuration Cycle TLP on
DMI.
The ICH8 routes configurations accesses in a manner similar to the GMCH. The ICH8
decodes the configuration TLP and generates a corresponding configuration access.
Accesses targeting a device on PCI Bus 0 may be claimed by an internal device. The
ICH7 compares the non-zero Bus Number with the Secondary Bus Number and
Subordinate Bus Number registers of its P2P bridges to determine if the configuration
access is meant for Primary PCI, or some other downstream PCI bus or PCI Express
link.
Configuration accesses that are forwarded to the ICH8, but remain unclaimed by any
device or bridge will result in a master abort.
4.5
I/O Mapped Registers
The GMCH contains two registers that reside in the processor I/O address space − the
Configuration Address (CONFIG_ADDRESS) Register and the Configuration Data
(CONFIG_DATA) Register. The Configuration Address Register enables/disables the
configuration space and determines what portion of configuration space is visible
through the Configuration Data window.
4.5.1
CONFIG_ADDRESS—Configuration Address Register
I/O Address:
0CF8h Accessed as a DW
Default Value:
00000000h
Access:
R/W
Size:
32 bits
CONFIG_ADDRESS is a 32-bit register that can be accessed only as a DW. A Byte or
Word reference will "pass through" the Configuration Address Register and DMI onto
the Primary PCI bus as an I/O cycle. The CONFIG_ADDRESS register contains the Bus
Number, Device Number, Function Number, and Register Number for which a
subsequent configuration access is intended.
Bit
Access &
Default
Description
31
R/W
0b
Configuration Enable (CFGE):
0 = Disable
1 = Enable
30:24
Reserved



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com