Electronic Components Datasheet Search
  English  ▼

X  

G35 Datasheet(PDF) 27 Page - Intel Corporation

Part # G35
Description  Express Chipset
PDF  351 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INTEL [Intel Corporation]
Direct Link  http://www.intel.com
Logo INTEL - Intel Corporation

G35 Datasheet(HTML) 27 Page - Intel Corporation

Back Button G35 Datasheet HTML 23Page - Intel Corporation G35 Datasheet HTML 24Page - Intel Corporation G35 Datasheet HTML 25Page - Intel Corporation G35 Datasheet HTML 26Page - Intel Corporation G35 Datasheet HTML 27Page - Intel Corporation G35 Datasheet HTML 28Page - Intel Corporation G35 Datasheet HTML 29Page - Intel Corporation G35 Datasheet HTML 30Page - Intel Corporation G35 Datasheet HTML 31Page - Intel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 27 / 351 page
background image
Introduction
Datasheet
27
Capabilities of the SDVO and Analog Display interfaces include:
•
SDVO Support
⎯
SDVO ports in either single modes supported
⎯
3x3 Built In full panel scalar
⎯
180 degree Hardware screen rotation
⎯
Multiplexed Digital Display Channels (Supported with ADD2/MEC)
⎯
Two channels multiplexed with PCI Express* Graphics port
⎯
270 MHz dot clock on each 12-bit interface
⎯
Supports flat panels up to 2048 x 1536 @ 60 Hz or digital CRT/HDTV at
1920 x1080 @ 85 Hz
⎯
Supports Hot-Plug and Display
⎯
Supports TMDS transmitters or TV-out encoders
⎯
ADD2/Media Expansion card utilizes PCI Express Graphics x16 connector
•
Analog Display Support
⎯
400 MHz Integrated 24-bit RAMDAC
⎯
Up to 2048x1536 @ 75 Hz refresh
⎯
Hardware Color Cursor Support
⎯
DDC2B Compliant Interface
•
Dual Independent Display options with digital display
1.3.7
GMCH Clocking
•
Differential Host clock of 200/266/333 MHz (HCLKP/HCLKN). These frequencies
Support transfer rates of 800/1066/1333 MT/s. The Host PLL generates 2x, 4x,
and 8x versions of the host clock for internal optimizations.
•
Chipset core clock synchronized to host clock
•
Internal and External Memory clocks of 266, 333 and 400 MHz generated from
one of two GMCH PLLs that use the Host clock as a reference. Includes 2x and 4x
for internal optimizations.
•
The PCI Express* PLL of 100 MHz Serial Reference Clock (GCLKP/GCLKN)
generates the PCI Express core clock of 250 MHz
•
Display timings are generated from display PLLs that use a 96 MHz differential
non-spread spectrum clock as a reference. Display PLLs can also use the
SDVO_TVCLKIN[+/-] from an SDVO device as a reference.
•
All of the above clocks are capable of tolerating Spread Spectrum clocking as
defined in the Clock Generator specification.
•
Host, Memory, and PCI Express Graphics PLLs and all associated internal clocks
are disabled until PWROK is asserted.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com