| Electronic Components Datasheet Search |
|
G35 Datasheet(PDF) 83 Page - Intel Corporation |
|
|
|||||||||||||||||||||||||||||
G35 Datasheet(HTML) 83 Page - Intel Corporation |
|
83 / 351 page ![]() DRAM Controller Registers (D0:F0) Datasheet 83 Bit Access & Default Description 6 RO 0b Reserved 5 RO 0b 66 MHz Capable: Does not apply to PCI Express. Hardwired to 0. 4 RO 1b Capability List (CLIST): This bit is hardwired to 1 to indicate to the configuration software that this device/function implements a list of new capabilities. A list of new capabilities is accessed via register CAPPTR at configuration address offset 34h. Register CAPPTR contains an offset pointing to the start address within configuration space of this device where the Capability Identification register resides. 3:0 RO 0h Reserved 5.1.5 RID—Revision Identification B/D/F/Type: 0/0/0/PCI Address Offset: 8h Default Value: 00h Access: RO Size: 8 bits This register contains the revision number of the GMCH Device 0. These bits are read only and writes to this register have no effect. Bit Access & Default Description 7:0 RO 00h Revision Identification Number (RID): This is an 8-bit value that indicates the revision identification number for the GMCH Device 0. Refer to the Intel® G35 Express Chipset Specification Update for the value of the Revision ID register. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |