Electronic Components Datasheet Search
  English  ▼

X  

G35 Datasheet(PDF) 89 Page - Intel Corporation

Part # G35
Description  Express Chipset
PDF  351 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INTEL [Intel Corporation]
Direct Link  http://www.intel.com
Logo INTEL - Intel Corporation

G35 Datasheet(HTML) 89 Page - Intel Corporation

Back Button G35 Datasheet HTML 85Page - Intel Corporation G35 Datasheet HTML 86Page - Intel Corporation G35 Datasheet HTML 87Page - Intel Corporation G35 Datasheet HTML 88Page - Intel Corporation G35 Datasheet HTML 89Page - Intel Corporation G35 Datasheet HTML 90Page - Intel Corporation G35 Datasheet HTML 91Page - Intel Corporation G35 Datasheet HTML 92Page - Intel Corporation G35 Datasheet HTML 93Page - Intel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 89 / 351 page
background image
DRAM Controller Registers (D0:F0)
Datasheet
89
5.1.15
DEVEN—Device Enable
B/D/F/Type:
0/0/0/PCI
Address Offset:
54–57h
Default Value:
000003DBh
Access:
RO, RW/L
Size:
32 bits
This register allows for enabling/disabling of PCI devices and functions that are within
the GMCH.
Bit
Access &
Default
Description
31:10
RO
00000h
Reserved
9
RW/L
1b
ME Function 3 (D3F3EN):
0 = Bus 0 Device 3 Function 3 is disabled and hidden
1 = Bus 0 Device 3 Function 3 is enabled and visible
If Device 3, Function 0 is disabled and hidden, then Device 3, Function
3 is also disabled and hidden independent of the state of this bit.
8
RW/L
1b
ME Function 2 (D3F2EN):
0 = Bus 0 Device 3 Function 2 is disabled and hidden
1 = Bus 0 Device 3 Function 2 is enabled and visible
If Device 3, Function 0 is disabled and hidden, then Device 3, Function
2 is also disabled and hidden independent of the state of this bit.
7
RO
1b
Reserved
6
RW/L
1b
ME Function 0 (D3F0EN):
0 = Bus 0, Device 3, Function 0 is disabled and hidden
1 = Bus 0, Device 3, Function 0 is enabled and visible.
If this GMCH does not have ME capability (CAPID0[57] = 1), then
Device 3, Function 0 is disabled and hidden independent of the state of
this bit.
5
RO
0b
Reserved
4
RW/L
1b
Internal Graphics Engine Function 1 (D2F1EN):
0 = Bus 0, Device 2, Function 1 is disabled and hidden
1 = Bus 0, Device 2, Function 1 is enabled and visible
If Device 2, Function 0 is disabled and hidden, then Device 2, Function
1 is also disabled and hidden independent of the state of this bit.
3
RW/L
1b
Internal Graphics Engine Function 0 (D2F0EN):
0 = Bus 0, Device 2, Function 0 is disabled and hidden
1 = Bus 0, Device 2, Function 0 is enabled and visible



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com