| Electronic Components Datasheet Search |
|
G35 Datasheet(PDF) 33 Page - Intel Corporation |
|
|
|||||||||||||||||||||||||||||
G35 Datasheet(HTML) 33 Page - Intel Corporation |
|
33 / 351 page ![]() Signal Description Datasheet 33 Signal Name Type Description HLOCK# I/O GTL+ Host Lock: All processor bus cycles sampled with the assertion of HLOCK# and HADS#, until the negation of HLOCK#, must be atomic, i.e. no DMI or PCI Express* Graphics accesses to DRAM are allowed when HLOCK# is asserted by the processor. HREQ[4:0]# I/O GTL+ Host Request Command: Defines the attributes of the request. HREQ[4:0]# are transferred at 2x rate. Asserted by the requesting agent during both halves of Request Phase. In the first half, the signals define the transaction type to a level of detail that is sufficient to begin a snoop request. In the second half, the signals carry additional information to define the complete transaction type. HTRDY# O GTL+ Host Target Ready: Indicates that the target of the processor transaction is able to enter the data transfer phase. HRS[2:0]# O GTL+ Response Signals: These signals indicate the type of response according to the following table. Encoding Response Type 000 Idle state 001 Retry response 010 Deferred response 011 Reserved(not driven by GMCH) 100 Hard Failure(not driven by GMCH) 101 No data response 110 Implicit Writeback 111 Normal data response BSEL[2:0] I CMOS Bus Speed Select: At the de-assertion of RSTIN#, the value sampled on these pins determines the expected frequency of the bus. HRCOMP I/O CMOS Host RCOMP: Used to calibrate the Host GTL+ I/O buffers. This signal is powered by the Host Interface termination rail (VTT). HSCOMP I/O CMOS Slew Rate Compensation: Compensation for the Host Interface. HSCOMP# I/O A Slew Rate Compensation: Compensation for the Host Interface for falling edges. HSWING I A Host Voltage Swing: This signal provides the reference voltage used by FSB RCOMP circuits. HSWING is used for the signals handled by HRCOMP. HDVREF I A Host Reference Voltage: Voltage input for the Data signals of the Host GTL interface. HACCVREF I A Host Reference Voltage: Voltage input for the Address signals of the Host GTL interface. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |