Electronic Components Datasheet Search
  English  ▼

X  

G35 Datasheet(PDF) 33 Page - Intel Corporation

Part # G35
Description  Express Chipset
PDF  351 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INTEL [Intel Corporation]
Direct Link  http://www.intel.com
Logo INTEL - Intel Corporation

G35 Datasheet(HTML) 33 Page - Intel Corporation

Back Button G35 Datasheet HTML 29Page - Intel Corporation G35 Datasheet HTML 30Page - Intel Corporation G35 Datasheet HTML 31Page - Intel Corporation G35 Datasheet HTML 32Page - Intel Corporation G35 Datasheet HTML 33Page - Intel Corporation G35 Datasheet HTML 34Page - Intel Corporation G35 Datasheet HTML 35Page - Intel Corporation G35 Datasheet HTML 36Page - Intel Corporation G35 Datasheet HTML 37Page - Intel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 33 / 351 page
background image
Signal Description
Datasheet
33
Signal Name
Type
Description
HLOCK#
I/O
GTL+
Host Lock: All processor bus cycles sampled with the assertion
of HLOCK# and HADS#, until the negation of HLOCK#, must be
atomic, i.e. no DMI or PCI Express* Graphics accesses to DRAM
are allowed when HLOCK# is asserted by the processor.
HREQ[4:0]#
I/O
GTL+
Host Request Command: Defines the attributes of the
request. HREQ[4:0]# are transferred at 2x rate. Asserted by the
requesting agent during both halves of Request Phase. In the
first half, the signals define the transaction type to a level of
detail that is sufficient to begin a snoop request. In the second
half, the signals carry additional information to define the
complete transaction type.
HTRDY#
O
GTL+
Host Target Ready: Indicates that the target of the processor
transaction is able to enter the data transfer phase.
HRS[2:0]#
O
GTL+
Response Signals: These signals indicate the type of response
according to the following table.
Encoding
Response Type
000
Idle state
001
Retry response
010
Deferred response
011
Reserved(not driven by GMCH)
100
Hard Failure(not driven by GMCH)
101
No data response
110
Implicit Writeback
111
Normal data response
BSEL[2:0]
I
CMOS
Bus Speed Select: At the de-assertion of RSTIN#, the value
sampled on these pins determines the expected frequency of the
bus.
HRCOMP
I/O
CMOS
Host RCOMP: Used to calibrate the Host GTL+ I/O buffers.
This signal is powered by the Host Interface termination rail
(VTT).
HSCOMP
I/O
CMOS
Slew Rate Compensation: Compensation for the Host
Interface.
HSCOMP#
I/O
A
Slew Rate Compensation: Compensation for the Host
Interface for falling edges.
HSWING
I
A
Host Voltage Swing: This signal provides the reference voltage
used by FSB RCOMP circuits. HSWING is used for the signals
handled by HRCOMP.
HDVREF
I
A
Host Reference Voltage: Voltage input for the Data signals of
the Host GTL interface.
HACCVREF
I
A
Host Reference Voltage: Voltage input for the Address signals
of the Host GTL interface.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com