G35 datasheet(31/351 Pages) INTEL

31 / 351 page

Signal Description

Datasheet

2.1

Host Interface Signals

Note: Unless otherwise noted, the voltage level for all signals in this interface is tied to the

termination voltage of the Host Bus (VTT).

Signal Name

Type

Description

HADS#

I/O

GTL+

Address Strobe: The processor bus owner asserts HADS# to

indicate the first of two cycles of a request phase. The GMCH can

assert this signal for snoop cycles and interrupt messages.

HBNR#

I/O

GTL+

Block Next Request: Used to block the current request bus

owner from issuing new requests. This signal is used to

dynamically control the processor bus pipeline depth.

HBPRI#

GTL+

Priority Agent Bus Request: The GMCH is the only Priority

Agent on the processor bus. It asserts this signal to obtain the

ownership of the address bus. This signal has priority over

symmetric bus requests and will cause the current symmetric

owner to stop issuing new transactions unless the HLOCK#

signal was asserted.

HBREQ0#

I/O

GTL+

Bus Request 0: The GMCH pulls the processor’s bus HBREQ0#

signal low during HCPURST#. The processor samples this signal

on the active-to-inactive transition of HCPURST#. The minimum

setup time for this signal is 4 HCLKs. The minimum hold time is

2 clocks and the maximum hold time is 20 HCLKs. HBREQ0#

should be tri-stated after the hold time requirement has been

satisfied.

HCPURST#

GTL+

CPU Reset: The HCPURST# pin is an output from the GMCH.

The GMCH asserts HCPURST# while RSTIN# is asserted and for

approximately 1 ms after RSTIN# is de-asserted. The

HCPURST# allows the processors to begin execution in a known

state.

Note that the Intel® ICH8 must provide processor frequency

select strap set-up and hold times around HCPURST#. This

requires strict synchronization between GMCH HCPURST# de-

assertion and the Intel® ICH8 driving the straps.

HDBSY#

I/O

GTL+

Data Bus Busy: Used by the data bus owner to hold the data

bus for transfers requiring more than one cycle.

HDEFER#

GTL+

Defer: Signals that the GMCH will terminate the transaction

currently being snooped with either a deferred response or with

a retry response.

G35 Datasheet(PDF) 31 Page - Intel Corporation

G35 Datasheet(HTML) 31 Page - Intel Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL