| Electronic Components Datasheet Search |
|
MSP430F5259 Datasheet(PDF) 20 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
MSP430F5259 Datasheet(HTML) 20 Page - Texas Instruments |
|
20 / 107 page ![]() MSP430F5259, MSP430F5258, MSP430F5257, MSP430F5256 MSP430F5255, MSP430F5254, MSP430F5253, MSP430F5252 SLAS903A – MAY 2013 – REVISED JULY 2013 www.ti.com Bootstrap Loader - UART The UART BSL enables users to program the flash memory or RAM using a UART serial interface. Access to the device memory via the BSL is protected by an user-defined password. Because the F525x have split I/O power domains, it is possible to interface with the BSL from either the DVCC or DVIO supply domains. This is useful when the MSP430 is interfacing to a host on the DVIO supply domain. The BSL interface on the DVIO supply domain (Table 8) uses the USCI_A0 module configured as a UART. The BSL interface on the DVCC supply domain (Table 7) uses a timer-based UART. For applications in which it is desirable to have BSL communication based on the DVCC supply domain, entry to the BSL requires a specific sequence on the RSTDVCC/SBWTDIO and TEST/SBWTCK pins. Table 7 shows the required pins and their function. Table 7. DVCC BSL Pin Requirements and Functions DEVICE SIGNAL BSL FUNCTION RSTDVCC/SBWTDIO External reset TEST/SBWTCK Enable BSL P6.1 Data transmit P6.2 Data receive DVCC, AVCC Device power supply DVIO I/O power supply DVSS Ground supply NOTE Devices that are factory programmed with an UART BSL use the DVCC power supply domain pin configuration per default (see Table 7). NOTE To invoke the BSL from the DVCC domain, the RSTDVCC/SBWTDIO and TEST/SBWTCK pins must be used for the entry sequence. It is critical not to confuse the RST/NMI pin with the RSTDVCC/SBWTDIO pin. In other MSP430 devices, SBWTDIO is shared with the RST/NMI pin and RSTDVCC does not exist. Additional information can be found in Designing with MSP430F522x and MSP430F521x Devices (SLAA558). When using the DVIO supply domain for the BSL, entry to the BSL requires a specific sequence on the RST/NMI and BSLEN pins. Table 8 shows the required pins and their functions. For further details on interfacing to development tools and device programmers, see the MSP430™ Hardware Tools User's Guide (SLAU278). For a complete description of the features of the BSL and its implementation, see the MSP430™ Programming Via the Bootstrap Loader User's Guide (SLAU319). The BSL on the DVIO supply domain uses the USCI_A0 module configured as a UART. Table 8. DVIO BSL Pin Requirements and Functions DEVICE SIGNAL BSL FUNCTION RST/NMI External reset BSLEN Enable BSL P3.3 Data transmit P3.4 Data receive DVCC, AVCC Device power supply DVIO I/O power supply DVSS Ground supply 20 Submit Documentation Feedback Copyright © 2013, Texas Instruments Incorporated |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |