| Electronic Components Datasheet Search |
|
MSP430F5259 Datasheet(PDF) 62 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
MSP430F5259 Datasheet(HTML) 62 Page - Texas Instruments |
|
62 / 107 page ![]() MSP430F5259, MSP430F5258, MSP430F5257, MSP430F5256 MSP430F5255, MSP430F5254, MSP430F5253, MSP430F5252 SLAS903A – MAY 2013 – REVISED JULY 2013 www.ti.com PMM, SVM Low Side over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) PARAMETER TEST CONDITIONS MIN TYP MAX UNIT SVMLE = 0, PMMCOREV = 2 0 nA I(SVML) SVML current consumption SVMLE= 1, PMMCOREV = 2, SVMLFP = 0 200 nA SVMLE= 1, PMMCOREV = 2, SVMLFP = 1 1.5 µA SVMLE = 1, dVCORE/dt = 10 mV/µs, 2.5 SVMLFP = 1 tpd(SVML) SVML propagation delay µs SVMLE = 1, dVCORE/dt = 1 mV/µs, 20 SVMLFP = 0 SVMLE = 0 → 1, dVCORE/dt = 10 mV/µs, 12.5 SVMLFP = 1 t(SVML) SVML on or off delay time µs SVMLE = 0 → 1, dVCORE/dt = 1 mV/µs, 100 SVMLFP = 0 Wake-Up From Low-Power Modes and Reset over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) PARAMETER TEST CONDITIONS MIN TYP MAX UNIT fMCLK ≥ 4.0 MHz 3.5 7.5 PMMCOREV = SVSMLRRL = n Wake-up time from LPM2, tWAKE-UP-FAST LPM3, or LPM4 to active (where n = 0, 1, 2, or 3), µs 1.0 MHz < fMCLK < 4.5 9 mode(1) SVSLFP = 1 4.0 MHz PMMCOREV = SVSMLRRL = n Wake-up time from LPM2, tWAKE-UP-SLOW LPM3 or LPM4 to active (where n = 0, 1, 2, or 3), 150 175 µs mode(2) SVSLFP = 0 Wake-up time from LPM4.5 tWAKE-UP-LPM5 2 3 ms to active mode(3) Wake-up time from RST or tWAKE-UP-RESET 2 3 ms BOR event to active mode(3) (1) This value represents the time from the wakeup event to the first active edge of MCLK. The wakeup time depends on the performance mode of the low side supervisor (SVSL) and low side monitor (SVML). Fastest wakeup times are possible with SVSLand SVML in full performance mode or disabled when operating in AM, LPM0, and LPM1. Various options are available for SVSLand SVML while operating in LPM2, LPM3, and LPM4. See the Power Management Module and Supply Voltage Supervisor chapter in the MSP430x5xx and MSP430x6xx Family User's Guide (SLAU208). (2) This value represents the time from the wakeup event to the first active edge of MCLK. The wakeup time depends on the performance mode of the low side supervisor (SVSL) and low side monitor (SVML). In this case, the SVSLand SVML are in normal mode (low current) mode when operating in AM, LPM0, and LPM1. Various options are available for SVSLand SVML while operating in LPM2, LPM3, and LPM4. See the Power Management Module and Supply Voltage Supervisor chapter in the MSP430x5xx and MSP430x6xx Family User's Guide (SLAU208). (3) This value represents the time from the wakeup event to the reset vector execution. 62 Submit Documentation Feedback Copyright © 2013, Texas Instruments Incorporated |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |