MSP430F5259 datasheet(83/107 Pages) TI1

83 / 107 page

P5.3/XT2OUT

P5SEL.3

P5DIR.3

P5IN.3

ModuleXIN

ModuleXOUT

P5OUT.3

P5REN.3

PadLogic

P5DS.3

0:Lowdrive

1:Highdrive

Bus

Keeper

ToXT2

MSP430F5259, MSP430F5258, MSP430F5257, MSP430F5256

MSP430F5255, MSP430F5254, MSP430F5253, MSP430F5252

www.ti.com

SLAS903A – MAY 2013 – REVISED JULY 2013

Port P5, P5.3, Input/Output With Schmitt Trigger

Table 57. Port P5 (P5.2, P5.3) Pin Functions

CONTROL BITS AND SIGNALS(1)

PIN NAME (P5.x)

FUNCTION

P5DIR.x

P5SEL.2

P5SEL.3

XT2BYPASS

P5.2/XT2IN

P5.2 (I/O)

I: 0; O: 1

XT2IN crystal mode(2)

XT2IN bypass mode(2)

P5.3/XT2OUT

P5.3 (I/O)

I: 0; O: 1

XT2OUT crystal mode(3)

P5.3 (I/O)(3)

(1)

X = Don't care

(2)

Setting P5SEL.2 causes the general-purpose I/O to be disabled. Pending the setting of XT2BYPASS, P5.2 is configured for crystal

mode or bypass mode.

(3)

Setting P5SEL.2 causes the general-purpose I/O to be disabled in crystal mode. When using bypass mode, P5.3 can be used as

general-purpose I/O.

Submit Documentation Feedback

MSP430F5259 Datasheet(PDF) 83 Page - Texas Instruments

MSP430F5259 Datasheet(HTML) 83 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL