| Electronic Components Datasheet Search |
|
PCI9060ES Datasheet(PDF) 69 Page - List of Unclassifed Manufacturers |
|
|
|||||||||||||||||||||||||||||
PCI9060ES Datasheet(HTML) 69 Page - List of Unclassifed Manufacturers |
|
69 / 192 page ![]() SECTION 4 PCI 9080 REGISTERS ©PLX Technology, Inc., 1997 Page 60 Version 1.02 4.3.13 (PCIBAR3; PCI:1Ch, LOC:1Ch) PCI Base Address Register for Memory Accesses to Local Address Space 1 Table 4-22. (PCIBAR3; PCI:1Ch, LOC:1Ch) PCI Base Address Register for Memory Accesses to Local Address Space 1 Field Description Read Write Value after Reset 0 Memory Space Indicator. Value of 0 indicates register maps into memory space. Value of 1 indicates register maps into I/O space. (Specified in LAS1RR register.) Yes No 0 2:1 Location of register. Location values: 00—Locate anywhere in 32 bit memory address space 01—Locate below 1 MB memory address space 10—Locate anywhere in 64 bit memory address space 11—Reserved (Specified in LAS1RR register.) If I/O Space, bit 1 is always 0 and bit 2 is included in the base address. Yes Mem: No I/O: bit 1 no, bit 2 yes 0 3 Prefetchable (If memory space). Value of 1 indicates there are no side effects on reads. This bit reflects the value of bit 3 in the LAS1RR register and only provides status to the system. This bit has no effect on the operation of the PCI 9080. Prefetching features of this address space are controlled by the associated Bus Region Descriptor Register. (Specified in LAS1RR register.) If I/O Space, bit 3 is included in the base address. Yes Mem: No I/O: Yes 0 31:4 Memory Base Address. Memory base address for access to Local Address Space 1. Yes Yes 0 Note: PCIBAR3 can be enabled or disabled by setting or clearing bit 0 in the LAS1BA register. If QSR bit 0 is set, PCIBAR3 returns 0. 4.3.14 (PCIBAR4; PCI:20h, LOC:20h) PCI Base Address Register Table 4-23. (PCIBAR4; PCI:20h, LOC:20h) PCI Base Address Register Field Description Read Write Value after Reset 31:0 Reserved. Yes No 0 4.3.15 (PCIBAR5; PCI:24h, LOC:24h) PCI Base Address Register Table 4-24. (PCIBAR5; PCI:24h, LOC:24h) PCI Base Address Register Field Description Read Write Value after Reset 31:0 Reserved. Yes No 0 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |