PCI9060ES datasheet(93/192 Pages) ETC

93 / 192 page

SECTION 4

PCI 9080

REGISTERS

©PLX Technology, Inc., 1997

Page 84

Version 1.02

4.7 MESSAGING QUEUE REGISTERS

4.7.1 (OPLFIS; PCI:30h, LOC:B0) Outbound Post List FIFO Interrupt Status Register

Table 4-75. (OPLFIS; PCI:30h, LOC:B0) Outbound Post List FIFO Interrupt Status Register

Field

Description

Read

Write

Value after Reset

2:0

Reserved.

Yes

Outbound Post List FIFO Interrupt. This bit is set when the Outbound Post List

FIFO is not empty. This bit is not effected by the interrupt mask bit.

Yes

31:4

Reserved.

Yes

4.7.2 (OPLFIM; PCI:34h, LOC:B4) Outbound Post List FIFO Interrupt Mask Register

Table 4-76. (OPLFIM; PCI:34h, LOC:B4) Outbound Post List FIFO Interrupt Mask Register

Field

Description

Read

Write

Value after Reset

2:0

Reserved.

Yes

Outbound Post List FIFO Interrupt Mask. Interrupt is masked when this bit is set.

Yes

31:4

Reserved.

Yes

4.7.3 (IQP; PCI:40h) Inbound Queue Port Register

Table 4-77. (IQP; PCI:40h) Inbound Queue Port Register

Field

Description

Read

Write

Value after Reset

31:0

Value written by PCI master is stored into the Inbound Post List FIFO, which is

located in local memory at the address pointed to by the Queue Base Address +

FIFO Size + Inbound Post Head Pointer. From the time of the PCI write until the

local memory write and update of the Inbound Post Queue Head Pointer, further

accesses to this register result in a retry. A local interrupt is generated when the

Inbound Post List FIFO is not empty.

When the port is read by the PCI master, the value is read from the Inbound Free

List FIFO, which is located in local memory at the address pointed to by the Queue

Base Address + Inbound Free Tail Pointer. If FIFO is empty, a value of FFFFFFFh

is returned.

PCI

PCI9060ES Datasheet(PDF) 93 Page - List of Unclassifed Manufacturers

PCI9060ES Datasheet(HTML) 93 Page - List of Unclassifed Manufacturers

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL