 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
PCI9060ES Datasheet(PDF) 95 Page - List of Unclassifed Manufacturers |
|
|
|||||||||||||||||||||||||||||
PCI9060ES Datasheet(HTML) 95 Page - List of Unclassifed Manufacturers |
|
|
95 / 192 page  SECTION 4 PCI 9080 REGISTERS ©PLX Technology, Inc., 1997 Page 86 Version 1.02 4.7.7 (IFHPR; PCI:C8h, LOC:148h) Inbound Free Head Pointer Register Table 4-81. (IFHPR; PCI:C8h, LOC:148h) Inbound Free Head Pointer Register Field Description Read Write Value after Reset 1:0 Reserved. Yes No 0 19:2 Inbound Free Head Pointer. Local Memory Offset for Inbound Free List FIFO. This register is initialized as (0*FIFO Size) and maintained by the local CPU software. Yes Yes 0 31:20 Queue Base Address. Yes No 0 4.7.8 (IFTPR; PCI:CCh, LOC:14Ch) Inbound Free Tail Pointer Register Table 4-82. (IFTPR; PCI:CCh, LOC:14Ch) Inbound Free Tail Pointer Register Field Description Read Write Value after Reset 1:0 Reserved. Yes No 0 19:2 Inbound Free Tail Pointer. Local Memory Offset for Inbound Free List FIFO. This register is initialized as (0*FIFO Size) by the local CPU software. It is maintained by the MU hardware and is incremented modulo the FIFO size. Yes Yes 0 31:20 Queue Base Address. Yes No 0 4.7.9 (IPHPR; PCI:D0h, LOC:150h) Inbound Post Head Pointer Register Table 4-83. (IPHPR; PCI:D0h, LOC:150h) Inbound Post Head Pointer Register Field Description Read Write Value after Reset 1:0 Reserved. Yes No 0 19:2 Inbound Post Head Pointer. Local Memory Offset for Inbound Post List FIFO. This register is initialized as (1*FIFO Size) by the local CPU software. It is maintained by the MU hardware and is incremented modulo the FIFO size. Yes Yes 0 31:20 Queue Base Address. Yes No 0 4.7.10 (IPTPR; PCI:D4h, LOC:154h) Inbound Post Tail Pointer Register Table 4-84. (IPTPR; PCI:D4h, LOC:154h) Inbound Post Tail Pointer Register Field Description Read Write Value after Reset 1:0 Reserved. Yes No 0 19:2 Inbound Post Tail Pointer. Local Memory Offset for Inbound Post List FIFO. This register is initialized as (1*FIFO Size) and maintained by the local CPU software. Yes Yes 0 31:20 Queue Base Address. Yes No 0 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
