PCI9060ES datasheet(163/192 Pages) ETC

Part #	PCI9060ES

Description	12O COMPATIBLE PCI BUS MASTER INTERFACE CHIP FOR ADAPTERS AND EMBEDDED SYSTEMS

PDF	192 Pages

Scroll/Zoom	100%

Manufacturer	ETC [List of Unclassifed Manufacturers]

Direct Link

Logo

163 / 192 page

SECTION 8

PCI 9080

TIMING DIAGRAMS

©PLX Technology, Inc., 1997

Page 154

Version 1.02

ADDR

CMD

BYTE ENABLES

ADDR

D1 D2

DIRECT SLAVE PROCEEDS

DIRECT MASTER READ

DIRECT SLAVE READ

DIRECT MASTER WILL NOT GAIN PCI BUS UNTIL DIRECT SLAVE ACCESS COMPLETES

(GNT# ASSERTED , FRAME# DE-ASSERTED, IRDY# DE-ASSERTED)

<-- DIRECT SLAVE- BREQo TIMER STARTS

NO DIRECT MASTER READY

0ns

250ns

500ns

750ns

CLK

FRAME#

AD[31:0]

C/BE[3:0]#

IRDY#

DEVSEL#

TRDY#

REQ#

LCLK

LHOLD

LHOLDA

ADS#

LA[31:2]

LD[31:0]

READYo#

READYi#

BREQo

BREQo timer expires and asserts BREQo

Note: For partial deadlock, PCI retry timer bits [31:28]

to indicate potential deadlock condition.

of the Local Bus Region Descriptor Register can be

used to issue RETRYs to the PCI Master attempting

External logic backs off Direct Master transfer and

the Direct Slave access.

asserts LHOLDA to grant the local bus for a Direct

Slave transfer.

Refer to Section 3, “Functional Description,” for

a description of deadlock.

Timing Diagram 8-51. (C Mode) BREQo and Deadlock

PCI9060ES Datasheet(PDF) 163 Page - List of Unclassifed Manufacturers

PCI9060ES Datasheet(HTML) 163 Page - List of Unclassifed Manufacturers

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL