MSC1210 datasheet(63/83 Pages) TI

63 / 83 page

MSC1210

SBAS203F − MARCH 2002 − REVISED NOVEMBER 2004

www.ti.com

Serial Port 1 Control (SCON1)

Reset Value

SFR C0h

SM0_1

SM1_1

SM2_1

REN_1

TB8_1

RB8_1

TI_1

RI_1

00h

SM0−2

Serial Port 1 Mode. These bits control the mode of serial Port 1. Modes 1, 2, and 3 have 1 start and 1 stop bit

bits 7−5

in addition to the 8 or 9 data bits.

MODE

SM0

SM1

SM2

FUNCTION

LENGTH

PERIOD

Synchronous

8 bits

12 pCLK(1)

Synchronous

8 bits

4 pCLK(1)

Asynchronous

10 bits

Timer 1 Baud Rate Equation

1(2)

Valid Stop Required(3)

10 bits

Timer 1 or Baud Rate Equation

Asynchronous

11 bits

64 pCLK(1) (SMOD = 0)

32 pCLK(1) (SMOD = 1)

Asynchronous with Multiprocessor

Communication(4)

11 bits

64 pCLK(1) (SMOD = 0)

32 pCLK(1) (SMOD = 1)

Asynchronous

11 bits

Timer 1 Baud Rate Equation

Asynchronous with Multiprocessor

Communication(4)

11 bits

Timer 1 Baud Rate Equation

(1) pCLK will be equal to tCLK, except that pCLK will stop for IDLE.

(2) For modes 1 and 3, the selection of Timer 1 or 2 for baud rate is specified via the T2CON (C8h) register.

(3) RI_0 will only be activated when a valid STOP is received.

(4) RI_0 will not be activated if bit 9 = 0.

REN_1

Receive Enable. This bit enables/disables the serial Port 1 received shift register.

bit 4

0 = Serial Port 1 reception disabled.

1 = Serial Port 1 received enabled (modes 1, 2, and 3). Initiate synchronous reception (mode 0).

TB8_1

9th Transmission Bit State. This bit defines the state of the 9th transmission bit in serial Port 1 modes 2 and 3.

bit 3

RB8_1

9th Received Bit State. This bit identifies the state of the 9th reception bit of received data in serial Port 1 modes

bit 2

2 and 3. In serial port mode 1, when SM2_1 = 0, RB8_1 is the state of the stop bit. RB8_1 is not used in mode 0.

TI_1

Transmitter Interrupt Flag. This bit indicates that data in the serial Port 1 buffer has been completely shifted out.

bit 1

In serial port mode 0, TI_1 is set at the end of the 8th data bit. In all other modes, this bit is set at the end of the last

data bit. This bit must be cleared by software to transmit the next byte.

RI_1

Receiver Interrupt Flag. This bit indicates that a byte of data has been received in the serial Port 1 buffer. In serial

bit 0

port mode 0, RI_1 is set at the end of the 8th bit. In serial port mode 1, RI_1 is set after the last sample of the incoming

stop bit subject to the state of SM2_1. In modes 2 and 3, RI_1 is set after the last sample of RB8_1. This bit must

be cleared by software to receive the next byte.

MSC1210 Datasheet(PDF) 63 Page - Texas Instruments

MSC1210 Datasheet(HTML) 63 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83

Datasheet Download

Link URL