Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

MSC1210 Datasheet(PDF) 72 Page - Texas Instruments

Part # MSC1210
Description  Precision Analog-to-Digital Converter (ADC) with 8051 Microcontroller and Flash Memory
PDF  83 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

MSC1210 Datasheet(HTML) 72 Page - Texas Instruments

Back Button MSC1210 Datasheet HTML 68Page - Texas Instruments MSC1210 Datasheet HTML 69Page - Texas Instruments MSC1210 Datasheet HTML 70Page - Texas Instruments MSC1210 Datasheet HTML 71Page - Texas Instruments MSC1210 Datasheet HTML 72Page - Texas Instruments MSC1210 Datasheet HTML 73Page - Texas Instruments MSC1210 Datasheet HTML 74Page - Texas Instruments MSC1210 Datasheet HTML 75Page - Texas Instruments MSC1210 Datasheet HTML 76Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 72 / 83 page
background image
MSC1210
SBAS203F − MARCH 2002 − REVISED NOVEMBER 2004
www.ti.com
72
Accumulator (A or ACC)
7
6
5
4
3
2
1
0
Reset Value
SFR DDh
ACC.7
ACC.6
ACC.5
ACC.4
ACC.3
ACC.2
ACC.1
ACC.0
00h
ACC.7−0
Accumulator. This register serves as the accumulator for arithmetic and logic operations.
bits 7−0
Summation/Shifter Control (SSCON)
7
6
5
4
3
2
1
0
Reset Value
SFR DDh
SSCON1
SSCON0
SCNT2
SCNT1
SCNT0
SHF2
SHF1
SHF0
00h
The Summation register is powered down when the ADC is powered down. If all zeroes are written to this register the 32-bit
SUMR3−0 registers will be cleared. The Summation registers will do sign extend if Bipolar is selected in ADCON1.
SSCON1−0 Summation/Shift Count.
bits 7−6
SOURCE
SSCON1
SSCON0
MODE
CPU
0
0
Values written to the SUM registers are accumulated when the SUMR0 value is written (sum/shift ignored)
ADC
0
1
Summation register Enabled. Source is ADC, summation count is working.
CPU
1
0
Shift Enabled. Summation register is shifted by SHF Count bits. It takes four system clocks to execute.
ADC
1
1
Accumulate and Shift Enable. Values are accumulated for SUM Count times and then shifted by SHF Count.
SCNT2−0
Summation Count. When the summation is complete an interrupt will be generated unless masked. Reading the
bits 5−3
SUMR0 register clears the interrupt.
SCNT2
SCNT1
SCNT0
SUMMATION COUNT
0
0
0
2
0
0
1
4
0
1
0
8
0
1
1
16
1
0
0
32
1
0
1
64
1
1
0
128
1
1
1
256
SHF2−0
Shift Count.
bits 2−0
SHF2
SHF1
SHF0
SHIFT
DIVIDE
0
0
0
1
2
0
0
1
2
4
0
1
0
3
8
0
1
1
4
16
1
0
0
5
32
1
0
1
6
64
1
1
0
7
128
1
1
1
8
256



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com