| Electronic Components Datasheet Search |
|
ELANSC520 Datasheet(PDF) 112 Page - Advanced Micro Devices |
|
|
|||||||||||||||||||||||||||||
ELANSC520 Datasheet(HTML) 112 Page - Advanced Micro Devices |
|
112 / 440 page ![]() ROM/Flash Controller Registers 9-4 Élan™SC520 Microcontroller Register Set Manual ROMCS1 Control (ROMCS1CTL) Memory-Mapped MMCR Offset 54h Register Description This register contains configuration information about the location (i.e., SDRAM bus or GP bus), width, operation mode, and timing of the ROM devices that are attached to the ÉlanSC520 microcontroller ROMCS1 signal. Bit Definitions 15 14 13 12 11 10 9 8 Bit Reserved DGP WIDTH[1–0] MODE Reserved Reset 00000000 R/W RSV R/W R/W R/W RSV 7 6 5 4 3 2 1 0 Bit Reserved SUB_DLY[1–0] Reserved FIRST_DLY[2–0] Reset 00110111 R/W RSV R/W RSV R/W Bit Name Function 15 –13 Reserved Reserved This bit field should be written to 0 for normal system operation. 12 DGP Chip Select 1 Device SDRAM/GP Bus Select This bit is used to configure the location of the ROM devices that are enabled by ROMCS1. The ROM can be connected either to the SDRAM data bus or to the GP bus. 0 = ROM is on the GP bus. 1 = ROM is on the SDRAM data bus. 11 –10 WIDTH[1–0] Chip Select 1 Device Width Select This bit field is used to configure the width of the ROM selected by ROMCS1. 00 = ROM is 8 bits wide. 01 = ROM is 16 bits wide. 10 = ROM is 32 bits wide. 11 = ROM is 32 bits wide. 9MODE Chip Select 1 Device Mode This bit is used to configure the mode of the ROM selected by ROMCS1. 0 = ROM is non-page mode. 1 = ROM is page mode. 8 –6 Reserved Reserved This bit field should be written to 0 for normal system operation. 5 –4 SUB_DLY[1–0] Chip Select 1 Device Delay for Subsequent Accesses This bit field is used to configure the number of wait states for all page-mode accesses to the ROM that are subsequent to the first access. This bit field applies only if the MODE bit is 1. 00 = 0 wait states 01 = 1 wait state 10 = 2 wait states 11 = 3 wait states 3 Reserved Reserved This bit field should be written to 0 for normal system operation. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |