 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
AD9136-EBZ Datasheet(PDF) 56 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD9136-EBZ Datasheet(HTML) 56 Page - Analog Devices |
|
|
56 / 117 page  AD9135/AD9136 Data Sheet Rev. C | Page 56 of 117 Table 52. SPI Configuration Map—Register Settings for JESD204B Parameters for Mode 12 Address Setting Description 0x453 0x01 or 0x81 Register 0x453[7] = 0 or 1: scrambling disabled or enabled, Register 0x453[4:0] = 0x1: L = 2 lanes per link (L = 4 on transmit side)1 0x454 0x00 Register 0x454[7:0] = 0x00: F = 1 octet per frame 0x455 0x1F Register 0x455[4:0] = 0x1F: K = 32 frames per multiframe 0x456 0x00 Register 0x456[7:0] = 0x00: M = 1 converter per link (M = 2 on transmit side)1 0x457 0x0F Register 0x457[7:6] = 0x0: always set CS = 0; Register 0x457[4:0] = 0x0F: N = 16, always set to 16-bit resolution 0x458 0x0F or 0x2F Register 0x458[7:5] = 0x0 or 0x1: Subclass 0 or Subclass 1; Register 0x458[4:0] = 0xF: NP = 16 bits per sample 0x459 0x20 Register 0x459[7:5] = 0x1: set to JESD204B version; Register 0x459[4:0] = 0x0: S = 1 (sample per converter) per frame 0x45A 0x80 Register 0x45A[7] = 1: HD = 1; Register 0x45A[4:0] = 0x00: always set CF = 0 0x46C 0x33 Register 0x46C[7:0] = 0x0F: deskew Link Lane 0, Link Lane 1, Link Lane 4, and Link Lane 5 0x476 0x01 Register 0x476[7:0] = 0x01: F = 1 octet per frame 0x47D 0x33 Register 0x47D[7:0] = 0x03: enable Link Lane 0, Link Lane 1, Link Lane 4, and Link Lane 5 1 Note that for Mode 11 through Mode 13, the M and L parameters programmed on the receive side do not match the parameters on the transmit side. The parameters on the transmit side reflect the true number of converters and lanes per link. Figure 65. JESD204B Mode 12 Data Deframing 1 OCTET PER LANE (F = 1) 16-BIT NIBBLE GROUP (N = 16) 1 SAMPLE PER CONVERTER PER FRAME (S = 1) DAC0 DAC1 SERIAL JESD204B DATA (L = 4) SAMPLES SPLIT ACROSS LANES (HD = 1) NIBBLE GROUP 0 CONVERTER 0, SAMPLE 0 D15 ... D0 LANE 0, OCTET 0 LANE 1, OCTET 0 NIBBLE GROUP 1 CONVERTER 1, SAMPLE 0 D15 ... D0 LANE 2, OCTET 0 LANE 3, OCTET 0 2 CONVERTERS (M = 2) |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
