AD9136-EBZ datasheet(89/117 Pages) AD

89 / 117 page

Data Sheet

AD9135/AD9136

Rev. C | Page 89 of 117

Address

Name

Bit No.

Bit Name

Settings

Description

Reset

Access

0x00A

SCRATCH_PAD

[7:0]

SCRATCHPAD

This register does not affect any functions in

the part and can be used for testing SPI

communication with the part. Any value

written to this register will be read back to

reflect the change unless a reset or power-

cycle occurs.

0x00

R/W

0x011

PWRCNTRL0

PD_BG

Reference Power-Down. Powers down the

band gap reference for the entire chip.

Circuits will not be provided with bias

currents.

0x0

R/W

Power down reference

PD_DAC_0

Powers Down DAC0. Powers down the

I-channel DAC.

0x1

R/W

Powers down DAC0

RESERVED

Reserved.

0x0

PD_DAC_1

Powers Down DAC1. Powers down the

Q-channel DAC.

0x1

R/W

Powers down DAC1

RESERVED

Reserved.

0x0

PD_DACM

Powers Down the DAC Master Bias. The

master bias cell provides currents and DAC

full-scale adjustments to the four DACs. With

the DAC master bias powered down, the

DACs are inoperative.

0x1

R/W

Powers down the DAC master bias

[1:0]

RESERVED

Reserved.

0x0

0x012

TXENMASK

[7:2]

RESERVED

Reserved.

0x0

DAC1_MASK

DAC1 TXEN1 Mask. Power down DAC1 on a

falling edge of TXEN1.

0x0

R/W

If TXEN1 is low, power down DAC1

DAC0_MASK

DAC0 TXEN0 Mask. Power down DAC0 on a

falling edge of TXEN0.

0x0

R/W

If TXEN0 is low, power down DAC0

0x013

PWRCNTRL3

[7:6]

RESERVED

Reserved.

0x0

TX_PROTECT_OUT

TX_PROTECT triggers PROTECT_OUTx.

0x1

R/W

RESERVED

Reserved.

0x0

SPI_PROTECT_

OUT

SPI_PROTECT triggers PROTECT_OUTx.

0x0

R/W

SPI_PROTECT

0x0

R/W

[1:0]

RESERVED

Reserved.

0x0

0x014

GROUP_DLY

[7:4]

RESERVED

Reserved.

0x8

[3:0]

GROUP_DLY

Group Delay Control. Delays the selected

DAC channel output per the paging register.

0 = minimum delay. 15 = maximum delay.

The range of the delay is −4 to +3.5 DAC

clock periods, and the resolution is 1/2 DAC

clock period.

0x8

R/W

0x01F

IRQEN_

STATUSMODE0

IRQEN_SMODE_

CALPASS

Calibration Pass Detection Status Mode.

0x0

R/W

If CALPASS goes high, it latches and pulls IRQ

low

CALPASS shows current status

IRQEN_SMODE_

CALFAIL

Calibration Fail Detection Status Mode.

0x0

R/W

If CALFAIL goes high, it latches and pulls IRQ

low

CALFAIL shows current status

IRQEN_SMODE_

DACPLLLOST

DAC PLL Lost Detection Status Mode.

0x0

R/W

If DACPLLLOST goes high, it latches and

pulls IRQ low

DACPLLLOST shows current status

AD9136-EBZ Datasheet(PDF) 89 Page - Analog Devices

AD9136-EBZ Datasheet(HTML) 89 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL