| Electronic Components Datasheet Search |
|
AD9136-EBZ Datasheet(PDF) 92 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD9136-EBZ Datasheet(HTML) 92 Page - Analog Devices |
|
92 / 117 page ![]() AD9135/AD9136 Data Sheet Rev. C | Page 92 of 117 Address Name Bit No. Bit Name Settings Description Reset Access 2 SERPLLLOCK SERDES PLL Lock Status. If IRQEN_SMODE_SERPLLLOCK is low, this bit shows current status. If not, this bit latches on a rising edge and pull IRQ low. When latched, write a 1 to clear this bit. 0x0 R 1 SERDES PLL locked 1 LANEFIFOERR Lane FIFO Error Status. If IRQEN_SMODE_LANEFIFOERR is low, this bit shows current status. If not, this bit latches on a rising edge and pull IRQ low. A lane FIFO error occurs when there is a full or empty condition on any of the FIFOs between the deserializer block and the core digital. This error requires a link disable and reenable to remove it. The status of the lane FIFOs can be found in Register 0x30C (FIFO full), and Register 0x30D (FIFO empty). 0x0 R 1 Lane FIFO error 0 RESERVED Reserved. 0x0 R 0x024 IRQ_STATUS1 [7:3] RESERVED Reserved. 0x0 R 2 PRBS1 DAC1 PRBS Error Status. If IRQEN_SMODE_PRBS1 is low, this bit shows current status. If not, this bit latches on a rising edge and pull IRQ low. When latched, write a 1 to clear this bit. 0x0 R 1 DAC1 failed PRBS 1 RESERVED Reserved. 0x0 R 0 PRBS0 DAC0 PRBS Error Status. If IRQEN_SMODE_PRBS0 is low, this bit shows current status. If not, this bit latches on a rising edge and pull IRQ low. When latched, write a 1 to clear this bit. 0x0 R 1 DAC0 failed PRBS 0x025 IRQ_STATUS2 7 PDPERR0 DAC0 PDP Error. If IRQEN_SMODE_PAERR0 is low, this bit shows current status. If not, this bit latches on a rising edge and pull IRQ low. When latched, write a 1 to clear this bit. 0x0 R 1 Data into DAC0 over power threshold 6 RESERVED Reserved. 0x0 R 5 BLNKDONE0 DAC0 Blanking Done Status. If IRQEN_SMODE_BLNKDONE0 is low, this bit shows current status. If not, this bit latches on a rising edge and pull IRQ low. When latched, write a 1 to clear this bit. 0x0 R 1 DAC0 blanking done 4 RESERVED Reserved 0x0 R 3 SYNC_LOCK0 DAC0 LMFC Alignment Locked Status. If IRQEN_SMODE_SYNC_LOCK0 is low, this bit shows current status. If not, this bit latches on a rising edge and pull IRQ low. When latched, write a 1 to clear this bit. 0x0 R 1 DAC0 LMFC alignment locked 2 SYNC_ROTATE0 DAC0 LMFC Alignment Rotate Status. If IRQEN_SMODE_SYNC_ROTATE0 is low, this bit shows current status. If not, this bit latches on a rising edge and pull IRQ low. When latched, write a 1 to clear this bit. 0x0 R 1 DAC0 LMFC alignment rotated |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |