Electronic Components Datasheet Search
  English  ▼

X  

AD9136-EBZ Datasheet(PDF) 57 Page - Analog Devices

Part # AD9136-EBZ
Description  Digital-to-Analog Converters
PDF  117 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD9136-EBZ Datasheet(HTML) 57 Page - Analog Devices

Back Button AD9136-EBZ Datasheet HTML 53Page - Analog Devices AD9136-EBZ Datasheet HTML 54Page - Analog Devices AD9136-EBZ Datasheet HTML 55Page - Analog Devices AD9136-EBZ Datasheet HTML 56Page - Analog Devices AD9136-EBZ Datasheet HTML 57Page - Analog Devices AD9136-EBZ Datasheet HTML 58Page - Analog Devices AD9136-EBZ Datasheet HTML 59Page - Analog Devices AD9136-EBZ Datasheet HTML 60Page - Analog Devices AD9136-EBZ Datasheet HTML 61Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 57 / 117 page
background image
Data Sheet
AD9135/AD9136
Rev. C | Page 57 of 117
Table 53. SPI Configuration Map—Register Settings for JESD204B Parameters for Mode 13
Address
Setting
Description
0x453
0x00 or 0x80
Register 0x453[7] = 0 or 1: scrambling disabled or enabled, Register 0x453[4:0] = 0x0: L = 1 lane per link (L = 2 on
transmit side)1
0x454
0x01
Register 0x454[7:0] = 0x01: F = 2 octets per frame
0x455
0x0F or 0x1F
Register 0x455[4:0] = 0x0F or 0x1F: K = 16 or 32 frames per multiframe
0x456
0x00
Register 0x456[7:0] = 0x00: M = 1 converter per link (M = 2 on transmit side)1
0x457
0x0F
Register 0x457[7:6] = 0x0: always set CS = 0; Register 0x457[4:0] = 0x0F: N = 16, always set to 16-bit resolution
0x458
0x0F or 0x2F
Register 0x458[7:5] = 0x0 or 0x1: Subclass 0 or Subclass 1; Register 0x458[4:0] = 0xF: NP = 16 bits per sample
0x459
0x20
Register 0x459[7:5] = 0x1: set to JESD204B version; Register 0x459[4:0] = 0x0: S = 1 (sample per converter) per frame
0x45A
0x00
Register 0x45A[7] = 0: HD = 0; Register 0x45A[4:0] = 0x00: always set CF = 0
0x46C
0x11
Register 0x46C[7:0] = 0x0F: deskew Link Lane 0 and Link Lane 4
0x476
0x02
Register 0x476[7:0] = 0x02: F = 2 octets per frame
0x47D
0x11
Register 0x47D[7:0] = 0x01: enable Link Lane 0 and Link Lane 4
1 Note that for Mode 11 through Mode 13, the M and L parameters programmed on the receive side do not match the parameters on the transmit side. The parameters
on the transmit side reflect the true number of converters and lanes per link.
Figure 66. JESD204B Mode 13 Data Deframing
2 OCTETS PER LANE
(F = 2)
16-BIT NIBBLE GROUP
(N = 16)
1 SAMPLE PER
CONVERTER PER FRAME
(S = 1)
DAC0
DAC1
SERIAL JESD204B DATA (L = 2)
SAMPLES NOT SPLIT
ACROSS LANES
(HD = 0)
NIBBLE GROUP 1
CONVERTER 1, SAMPLE 0
LANE 1, OCTET 0
LANE 1, OCTET 1
2 CONVERTERS
(M = 2)
NIBBLE GROUP 0
CONVERTER 0, SAMPLE 0
LANE 0, OCTET 0
LANE 0, OCTET 1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com