| Electronic Components Datasheet Search |
|
GS3590 Datasheet(PDF) 19 Page - Semtech Corporation |
|
|
|||||||||||||||||||||||||||||
GS3590 Datasheet(HTML) 19 Page - Semtech Corporation |
|
19 / 118 page ![]() GS3590 Final Data Sheet Rev.4 PDS-061414 September 2017 19 of 118 Semtech Proprietary & Confidential www.semtech.com The CTRL_AUTO_SLEEP and CTRL_MANUAL_SLEEP parameters in register 0x3, control the sleep mode of the device. The default value of the CTRL_AUTO_SLEEP parameter is 1b (Auto Sleep). While in Auto Sleep Mode, the CTRL_MANUAL_SLEEP parameter has no effect. To enable host control of the sleep mode, set the CTRL_AUTO_SLEEP parameter to 0b for Manual Sleep Control. To prevent the device from entering sleep, set the CTRL_MANUAL_SLEEP parameter to 0b (not sleep). To manually configure the device to sleep, set the CTRL_MANUAL_SLEEP parameter to 1b (sleep). The device can also be manually made to sleep through the GPIO pins. The default GPIO pin to control sleep is GPIO2 (pin 33). Drive this pin HIGH to make the device sleep. Section 4.7 describes the PRBS Generator function. If the device's PRBS Generator is intended to be used without a valid input signal, the device should be manually set to not sleep as described above. Without a valid input signal, an LOS status will be generated and the device will enter sleep mode and the PRBS block will be disabled. For a description of LOS thresholds and settings, see Section 4.2.3 and Section 4.3.2. 4.2 Cable Equalizer When the GS3590 is operating in Cable Equalizer Mode, it can automatically adjust its gain to equalize and restore SMPTE-compliant signals received over different lengths of coaxial cable having loss characteristics similar to Belden 8281 or 1694A. With the default settings, the device will automatically equalize MADI at 125Mb/s and most common SMPTE compliant signals between SD at 270Mb/s and 3G-SDI at 2.97Gb/s and bypass signals below 125Mb/s. The GS3590 features programmable Launch Swing Compensation, Squelch Threshold Adjust, and Bypass, all of which can be set through the device's host interface. The equalized or bypassed signal is then routed to the serial digital re-timer (CDR) block. 4.2.1 Cable Equalizer Bypass With the default settings, the device will automatically bypass signals below 125Mb/s. During Equalizer Bypass Mode, the device supports low data rate and slow edge signals such as SMPTE310 and AES3id. The rise/fall times must not exceed 62ns. These signals will not be re-timed by the CDR block. The following two methods allow the user to force the signal to bypass the equalization and DC restoration stages: 1. Via the host interface, by setting CTRL_CEQ_AUTO_BYPASS to 0b, and CTRL_CEQ_MANUAL_BYPASS to 1b in register 0x17. 2. Via the GPIO[0:3] pin (see Section 4.9). |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |