27 / 129 page

Capture Timers 1/2
22
PRELIMINARY V1.8
9.7.
C-Timer Counter Registers (CT1CNTH & CT1CNTL /
CT2CNTH& CT2CNTL)
TABLE 14.
Definition of CTnCNTH (n = 1 or 2)
[
Address
D3H/E3H
Bit Addr.
None
BIT
7
6
5
4
3
2
1
0
NAME
CTnCNTH[7:0]
Definition
C-Timer-n CouNTer register bit 15 to 8
(Auto-Reload Mode: High 8-bit of the Modulo N Up-counter: 0000H to N-1, N is the content of
CTnDATH & CTnDATL)
(Capture Mode: High 8-bit of the Modulo 65536 Up-counter: 00 to 65535)
(Up Down-Count Mode: High 8-bit of the Modulo 65536 Up and Down- counter: 00 to 65535 (C-
Timer1 only))
Reset
Value
0
0
0
0
0
0
0
0
Read/
Write by
Software
R
R
R
R
R
R
R
R
Write by
Hardware
Written
with a new
count
value
0 or 1.
0 by
CTnCNTL
R.
Written
with a new
count
value
0 or 1.
0 by
CTnCNTL
R.
Written
with a new
count
value
0 or 1.
0 by
CTnCNTL
R.
Written
with a new
count
value
0 or 1.
0 by
CTnCNTL
R.
Written
with a new
count
value
0 or 1.
0 by
CTnCNTL
R.
Written
with a new
count
value
0 or 1.
0 by
CTnCNTL
R.
Written
with a new
count
value
0 or 1.
0 by
CTnCNTL
R.
Written
with a new
count
value
0 or 1.
0 by
CTnCNTL
R.
Address
D2H/E2H
Bit Addr.
None
BIT
7
6
5
4
3
2
1
0
NAME
CTnCNTL[7:0]
Definition
C-Timer-n CouNTer register bit 7 to 0
(Auto-Reload Mode: Low 8-bit of the Modulo N Up-counter: 0000H to N-1, N is the content of
CTnDATH & CTnDATL)
(Capture Mode: Low 8-bit of the Modulo 65536 Up-counter: 00 to 65535)
(Up Down-Count Mode: Low 8-bit of the Modulo 65536 Up and Down- counter: 00 to 65535 (C-
Timer1 only))