70 / 129 page
Port Definitions
PRELIMINARY V1.8
65
TABLE 37.
The Definition of Each SREL bit
14. Port Definitions
14.1.
Overview
In the SS1102C, there are two groups of ports, Port-0 to 3 and Port-4. Each port group
has different configuration. Thus, the user should carefully read the port specification.
The output drivers of Port-0 and 2, and the input buffer of Port-0 may be used in
accesses to external memory. In this application, Port-0 outputs the low byte of the
external memory address, time-multiplexed with the byte being written or read. Port-2
outputs the high byte of the external memory address when the address is 16-bits wide.
Otherwise the Port-2 pins continue to emit the P2 SFR content.
The Port-1 pins and Port-3 pins are multifunctional. They are not only port pins, but also
serve the functions of various special features as listed below:
Name
Bit
Definition
SREL[1:0]
1 to 0
Stop Release Bit-1 to 0
[Bit Status: 01]
IRQ1 Low Level enabled
[Bit Status: 10]
IRQ1 High Level enabled
[Other Cases]
StopAll Mode can not be released by IRQ1 pin event, can be released by only
Reset.
Stop Release by IRQ1 should be enabled just before going into the StopAll mode. If
it is enabled in other mode, unexpected mode transition will be happened.
PORT BIT
ALTERNATE FUNCTION
P1.4
LBD
P1.5
SPIO
P1.6
SPIIN
P1.7
SPICLK
P3.0
CPTRU2
P3.1
CPTRU1
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
