SS1102C datasheet(65/129 Pages) ETC1

65 / 129 page

Power-Saving Modes

PRELIMINARY V1.8

TABLE 32.

Clocking Power-Saving Mode Definition and PSCR

13.3.

FastAll mode (a Clocking Mode)

This is a normal operation mode. All of MCU may operate normally. Both Fast (up to

24MHz) and Slow (32.768KHz) oscillators generate clock signals. The Fast Clock is

used as a System Clock to control the CPU and Peripherals.

In the FastAll mode, the content of the PSCR is xxxxx000B (x: don’t care, B:binary).

After Reset from any mode, the MCU goes into the FastAll mode.

The next available Clocking Modes are the SlowAll mode(PSCR[2:0] = 010B), FastPeri

mode(PSCR[2:0] = 001B), and StopAll mode(PSCR[2:0] = 110B). All three mode

transitions from FastAll mode are performed by software.

13.4.

SlowAll mode (a Clocking Mode)

This is a slow operation mode. All of MCU may operate with low speed(32.768KHz).

Fast clock generator is halted. Slow (32.768KHz) oscillators generate clock signals. The

Slow Clock is used as a System Clock to control the CPU and Peripherals.

In the SlowAll mode, the content of the PSCR is xxxxx010B (x: don’t care, B:binary).

After Reset from this mode, the MCU goes into the FastAll mode.

Next available Clocking Modes are the FastAll mode, StopAll mode, and SlowPeri

mode. All three mode transitions from SlowAll mode are performed by software.

13.5.

StopAll mode (a Clocking Mode)

This is a perfect stop mode. All of MCU stop to operate. Both Fast and Slow clock

generators are halted.

In the StopAll mode, the content of the PSCR is xxxxx110B (x: don’t care, B:binary).

After Reset from this mode the MCU goes into the FastAll mode. In this transition case,

most SFR data will be initialized. By an External Event signal(IRQ1), the MCU goes

into FastAll mode. In this transition case, all SFR and RAM data will be retained.

PSCR bit

bit-4

Bit Name

HIZ

NorPin mode

HIZ mode

SS1102C Datasheet(PDF) 65 Page - List of Unclassifed Manufacturers