Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

DA6021 Datasheet(PDF) 129 Page - Renesas Technology Corp

Part # DA6021
Description  HIGHLY INTEGRATED POWER MANAGEMENT IC FOR INTEL® ATOM™ Z3000 PROCESSOR
PDF  225 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

DA6021 Datasheet(HTML) 129 Page - Renesas Technology Corp

Back Button DA6021 Datasheet HTML 125Page - Renesas Technology Corp DA6021 Datasheet HTML 126Page - Renesas Technology Corp DA6021 Datasheet HTML 127Page - Renesas Technology Corp DA6021 Datasheet HTML 128Page - Renesas Technology Corp DA6021 Datasheet HTML 129Page - Renesas Technology Corp DA6021 Datasheet HTML 130Page - Renesas Technology Corp DA6021 Datasheet HTML 131Page - Renesas Technology Corp DA6021 Datasheet HTML 132Page - Renesas Technology Corp DA6021 Datasheet HTML 133Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 129 / 225 page
background image
DA6021
HIGHLY INTEGRATED POWER MANAGEMENT IC FOR
INTEL® ATOM™ Z3000 PROCESSOR
Company Confidential
Data Sheet
Version 3.A - Final
31-Jan-14
© 2014 Dialog Semiconductor GmbH
129 of 224
www.dialog-semiconductor.com
System Voltage Monitor
14.2.6
For the system voltage comparator is meaningful to be acknowledged once the VSYS is considered valid. This
can be done via simple comparator and fixed thresholds. For lower threshold the behavior must be seen
together with the POR.
Figure 62: VSYS Valid Input Power Detection
Parameter
Description
Min
Typ
Max
Unit
Val
VSYSREFH
VSYS Rising Threshold (VSYS:
L->H)
2.975
3.0
3.035
V
A
VSYSREFL
VSYS Falling Threshold (VSYS:
H->L)
2.675
2.70
2.725
V
A
tDEBOUNCE
VSYS comparator debouncing
time
90
100
110
ms
A
Table 95: VSYSREF Definition
VBUS Power Source Detection
14.3
Following is the diagram of the VBUS voltage detection.
Figure 63: USB Detection
VBUS Rising (Connection Event)
When the VBUS level at the comparator becomes higher than reference voltage (including rising edge
hysteresis), VBUS is considered valid. If the VBUSDBEN bit is set in the VBUSDETCTRL register, VBUS must
be sensed as valid for the full 100ms de-bounce time before the SVBUSDET bit in the SPWRSRCIRQ register is
set, indicating charger connection. If VBUSDBEN is cleared, SVBUSDET is set immediately upon VBUS
becoming valid.
VSYS
analog
external
digital
2.7V
– 3.0V
sync
Deb/
100ms
VBUS
analog
external
digital
0.89V
– 0.98V
sync
Deb/
100ms
EN
ST
IRQ
MSK
IRQ_LVL1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com