Electronic Components Datasheet Search
  English  ▼

X  

TMPR3916 Datasheet(PDF) 140 Page - Toshiba Semiconductor

Part # TMPR3916
Description  32-Bit TX System RISC TX39 Family TMPR3916
PDF  225 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TOSHIBA [Toshiba Semiconductor]
Direct Link  http://www.semicon.toshiba.co.jp/eng
Logo TOSHIBA - Toshiba Semiconductor

TMPR3916 Datasheet(HTML) 140 Page - Toshiba Semiconductor

Back Button TMPR3916 Datasheet HTML 136Page - Toshiba Semiconductor TMPR3916 Datasheet HTML 137Page - Toshiba Semiconductor TMPR3916 Datasheet HTML 138Page - Toshiba Semiconductor TMPR3916 Datasheet HTML 139Page - Toshiba Semiconductor TMPR3916 Datasheet HTML 140Page - Toshiba Semiconductor TMPR3916 Datasheet HTML 141Page - Toshiba Semiconductor TMPR3916 Datasheet HTML 142Page - Toshiba Semiconductor TMPR3916 Datasheet HTML 143Page - Toshiba Semiconductor TMPR3916 Datasheet HTML 144Page - Toshiba Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 140 / 225 page
background image
Chapter 7 CAN Module (TXCAN)
Preliminary
7-19
Time Stamp Counter Register
Bit
15
0
Name
TSC
Overflow of the counter can be detected by the time stamp counter overflow interrupt flag of the
global interrupt flag register GIF and the status flag TSO in GSR. Both flags can be cleared by writing a
“1” to the corresponding bit location in GIF.
There is a 4-bit prescaler for the time stamp counter. After power-up the time stamp counter is driven
directly from the bit clock (TSP = 0). The period TTSC for the time stamp counter will be calculated with
the following formula:
)
1
TSP
(
T
T
BIT
TSC
+
∗
=
Time Stamp Counter Prescaler Register
Bit
15
43210
Name
TSP
To be sure, that the value of the counter will not change during the write cycle to the mailbox RAM,
there is a hold register implemented. The value of the counter will be copied to this register if a message
has been received or transmitted successfully. The reception is successful for the receiver, if there is no
error until the last but one bit of End-of-frame. The transmission is successful for the transmitter, if
there is no error until the last bit of End-of-frame. (Refer to the CAN specification 2.0B)
The following figure shows the structure of the time stamp counter:
Prescaler Register (4 bit)
MCU read/write
Prescaler (4 bit)
Free running
Time Stamp Counter
(16 bit)
Time Stamp Hold Register
(16 bit)
MCU read/write
Transmission/Reception
successful
CAN bus bit clock
Count-up clock
Hardware/Software reset
Entering sleep mode
Entering configuration mode
Write to prescaler
clear
load
clear
Hardware/Software reset
clear
Re-load value
Mailbox RAM
re-load
Entering sleep mode
Entering configuration mode
Write to prescaler
Figure 7.2.5 Time Stamp Counter



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com