Electronic Components Datasheet Search
  English  ▼

X  

TMPR3916 Datasheet(PDF) 194 Page - Toshiba Semiconductor

Part # TMPR3916
Description  32-Bit TX System RISC TX39 Family TMPR3916
PDF  225 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TOSHIBA [Toshiba Semiconductor]
Direct Link  http://www.semicon.toshiba.co.jp/eng
Logo TOSHIBA - Toshiba Semiconductor

TMPR3916 Datasheet(HTML) 194 Page - Toshiba Semiconductor

Back Button TMPR3916 Datasheet HTML 190Page - Toshiba Semiconductor TMPR3916 Datasheet HTML 191Page - Toshiba Semiconductor TMPR3916 Datasheet HTML 192Page - Toshiba Semiconductor TMPR3916 Datasheet HTML 193Page - Toshiba Semiconductor TMPR3916 Datasheet HTML 194Page - Toshiba Semiconductor TMPR3916 Datasheet HTML 195Page - Toshiba Semiconductor TMPR3916 Datasheet HTML 196Page - Toshiba Semiconductor TMPR3916 Datasheet HTML 197Page - Toshiba Semiconductor TMPR3916 Datasheet HTML 198Page - Toshiba Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 194 / 225 page
background image
Chapter 10 Asynchronous Serial Interface (UART)
Preliminary
10-19
10.3 Timings
Receive operation:
(7, 8-bit data length)
1
789
16
bit0
bit7
16
789
SIOCLK
SIN
Valid bit0
Valid bit7
10 11
10 11
789
10 11
Parity bit
SINTREQ*
SINTREQ*
1
16
789
10 11
1
16
Stop bit
data
SINTREQ*
If Framing Error
Occur
If Parity Error Occur
DMA/Interrupt Status Reg. <ERI >=1
Overrun Error
DMA/Interrupt Status Reg. <ERI >=1
DMA/Interrupt Status Reg. <ERI >=1
Figure 10.3.1 Receiving 7 or 8 Bit Data
Receive operation:
(7, 8-bit length multi controller system; RWUB=1 for ID receive standby)
1
789
16
bit0
bit7
16
789
SIOCLK
SIN
Valid bit0
Valid bit7
10 11
10 11
789
10 11
Wake Up bit =1
SPINTREQ*
SPINTREQ*
1
16
789
10 11
1
16
Stop bit
data
SPINTREQ*
If Framing Error
Occur
Overrun Error
DMA/Interrupt Status Reg. <ERI >=1
DMA/Interrupt Status Reg. <ERI >=1
Figure 10.3.2 Receiving 7 or 8 Bit ID in Multi Controller Environment
Receive operation:
(7, 8-bit length multi controller system; RWUB=0 for data receive standby)
1
789
16
bit0
bit7
16
789
SIOCLK
SIN
Valid bit0
Valid bit7
10 11
10 11
78 9
10 11
Wake Up bit = 0
SPINTREQ*
SPINTREQ*
1
16
78
9
10 11
1
16
Stop bit
data
SPINTREQ*
If Framing Error
Occur
Overrun Error
DMA/Interrupt Status Reg. <ERI >=1
DMA/Interrupt Status Reg. <ERI >=1
Figure 10.3.3 Receiving 7 or 8 Bit Data in Multi Controller Environment



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com