 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
AS3524 Datasheet(PDF) 108 Page - ams AG |
|
|
|||||||||||||||||||||||||||||
AS3524 Datasheet(HTML) 108 Page - ams AG |
|
|
108 / 124 page  AS3524 C21 / C22 austriamicrosystems Data Sheet, Confidential © 2003-2006, austriamicrosystems AG, 8141 Unterpremstaetten, Austria-Europe. All Rights Reserved. www.austriamicrosystems.com Revision 1.11 108 - 124 Table 82 Spare Register 2 Name Base Default CCU_SPARE2 AS3525_CCU_BASE 0x00 Metal ECO Spare Register Offset: 0x001Ch This register implements 32bit spare FF’s. Use for metal ECO redesign. Bit Bit Name Defau lt Access Bit Description 31:3 spare 0x00 R/W spare bits to be used for metal ECO redesign if SET 2:0 bist_idle_cycle_ctrl 0x00 R/W internal RAM refresh cycle control bits of BIST_MGR module 000: idle every 32nd cycle (default) 100: idle every 16th cycle 110: idle every 8th cycle 111: idle every 4th cycle |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
