82G33 datasheet(110/437 Pages) INTEL

110 / 437 page

DRAM Controller Registers (D0:F0)

110

Datasheet

5.1.25

LAC—Legacy Access Control

B/D/F/Type:

0/0/0/PCI

Address Offset:

97h

Default Value:

00h

Access:

RW/L, RO, RW

Size:

8 bits

This 8-bit register controls a fixed DRAM hole from 15–16 MB.

Bit

Access &

Default

Description

RW/L

Hole Enable (HEN): This field enables a memory hole in DRAM space.

The DRAM that lies "behind" this space is not remapped.

0 = No memory hole.

1 = Memory hole from 15 MB to 16 MB.

This bit is Intel® TXT lockable.

6:1

00000b

Reserved

MDA Present (MDAP): This bit works with the VGA Enable bits in the

BCTRL register of Device 1 to control the routing of processor initiated

transactions targeting MDA compatible I/O and memory address ranges.

This bit should not be set if device 1's VGA Enable bit is not set.

If device 1's VGA enable bit is not set, then accesses to IO address

range x3BCh–x3BFh are forwarded to DMI.

If the VGA enable bit is set and MDA is not present, then accesses to IO

address range x3BCh–x3BFh are forwarded to PCI Express if the address

is within the corresponding IOBASE and IOLIMIT, otherwise they are

forwarded to DMI.

MDA resources are defined as the following:

Memory:

0B0000h – 0B7FFFh

I/O:

3B4h, 3B5h, 3B8h, 3B9h, 3BAh, 3BFh, (including ISA

address aliases, A[15:10] are not used in decode)

Any I/O reference that includes the I/O locations listed above, or their

aliases, will be forwarded to the DMI even if the reference includes I/O

locations not listed above.

The following table shows the behavior for all combinations of MDA and

VGA:

VGAEN

MDAP

Description

All References to MDA and VGA space are routed to

DMI

Invalid combination

All VGA and MDA references are routed to PCI

Express Graphics Attach.

All VGA references are routed to PCI Express

Graphics Attach. MDA references are routed to DMI.

VGA and MDA memory cycles can only be routed across the PEG when

MAE (PCICMD1[1]) is set. VGA and MDA I/O cycles can only be routed

across the PEG if IOAE (PCICMD1[0]) is set.

82G33 Datasheet(PDF) 110 Page - Intel Corporation

82G33 Datasheet(HTML) 110 Page - Intel Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL