82G33 datasheet(138/437 Pages) INTEL

138 / 437 page

DRAM Controller Registers (D0:F0)

138

Datasheet

5.2.11

C0CYCTRKRD—Channel 0 CYCTRK READ

B/D/F/Type:

0/0/0/MCHBAR

Address Offset:

258–25Ah

Default Value:

000000h

Access:

RW, RO

Size:

24 bits

This register provides Channel 0 CYCTRK RD.

Bit

Access &

Default

Description

23:21

000b

Reserved

20:17

Min ACT To READ Delay (C0sd_cr_act_rd): This field indicates the

minimum allowed spacing (in DRAM clocks) between the ACT and

READ commands to the same rank-bank. This field corresponds to

tRCD_rd in the DDR Specification.

16:12

00000b

Same Rank Write To READ Delay (C0sd_cr_wrsr_rd): This field

indicates the minimum allowed spacing (in DRAM clocks) between the

WRITE and READ commands to the same rank. This field corresponds

to tWTR in the DDR Specification.

11:8

0000b

Different Ranks Write To READ Delay (C0sd_cr_wrdr_rd): This

field indicates the minimum allowed spacing (in DRAM clocks) between

the WRITE and READ commands to different ranks. This field

corresponds to tWR_RD in the DDR Specification.

7:4

0000b

Same Rank Read To Read Delay (C0sd_cr_rdsr_rd): This field

indicates the minimum allowed spacing (in DRAM clocks) between two

READ commands to the same rank.

3:0

0000b

Different Ranks Read To Read Delay (C0sd_cr_rddr_rd): This

field indicates the minimum allowed spacing (in DRAM clocks) between

two READ commands to different ranks. This field corresponds to

tRD_RD.

5.2.12

C0CYCTRKREFR—Channel 0 CYCTRK REFR

B/D/F/Type:

0/0/0/MCHBAR

Address Offset:

25B–25Ch

Default Value:

0000h

Access:

RO, RW

Size:

16 bits

This register provides Channel 0 CYCTRK Refresh.

Bit

Access &

Default

Description

15:13

000b

Reserved

12:9

0000b

Same Rank PALL to REF Delay (C0sd_cr_pchgall_rfsh): This

field indicates the minimum allowed spacing (in DRAM clocks)

between the PRE-ALL and REF commands to the same rank.

8:0

000000000b

Same Rank REF to REF Delay (C0sd_cr_rfsh_rfsh): This field

indicates the minimum allowed spacing (in DRAM clocks) between

two REF commands to same ranks.

82G33 Datasheet(PDF) 138 Page - Intel Corporation

82G33 Datasheet(HTML) 138 Page - Intel Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL