Electronic Components Datasheet Search
  English  ▼

X  

OR3TP12 Datasheet(PDF) 98 Page - Agere Systems

Part # OR3TP12
Description  Field-Programmable System Chip (FPSC) Embedded Master/Target PCI Interface
PDF  128 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AGERE [Agere Systems]
Direct Link  
Logo AGERE - Agere Systems

OR3TP12 Datasheet(HTML) 98 Page - Agere Systems

Back Button OR3TP12 Datasheet HTML 94Page - Agere Systems OR3TP12 Datasheet HTML 95Page - Agere Systems OR3TP12 Datasheet HTML 96Page - Agere Systems OR3TP12 Datasheet HTML 97Page - Agere Systems OR3TP12 Datasheet HTML 98Page - Agere Systems OR3TP12 Datasheet HTML 99Page - Agere Systems OR3TP12 Datasheet HTML 100Page - Agere Systems OR3TP12 Datasheet HTML 101Page - Agere Systems OR3TP12 Datasheet HTML 102Page - Agere Systems Next Button
Zoom Inzoom in Zoom Outzoom out
 98 / 128 page
background image
ORCA OR3TP12 FPSC
Data Sheet
Embedded Master/Target PCI Interface
March 2000
98
Lucent Technologies Inc.
Lucent Technologies Inc.
Timing Characteristics (continued)
Table 39. OR3TP12 FPGA Side Interface Input Setup Delays, pciclk Synchronous Signals
OR3TP12 Commercial: VDD = 3.0 V to 3.6 V, 0 °C < TA < 70 °C.
Note: The input setup parameters are measured from the pciclk clock output pin on the FPGA side, excluding the interbufs, which traverse the
ASIC/FPGA boundary. The
ORCA Foundry static analysis tool, trace, accounts for clock skew and interbuf delays on the clock and data
paths.
Table 40. OR3TP12 FPGA Side Interface Input Setup Delays, fclk Synchronous Signals
OR3TP12 Commercial: VDD = 3.0 V to 3.6 V, 0 °C < TA < 70 °C.
Note: The input setup parameters are measured from the fclk1 and fclk2 clock input pins on the FPGA side, excluding the interbufs, which
traverse the ASIC/FPGA boundary. The
ORCA Foundry static analysis tool, trace, accounts for clock skew and interbuf delays on the
clock and data paths.
Description
(TI = 85 °C, VDD = min, VDD2 = min)
Min
Max
Unit
fpga_mbusyn
0—
ns
deltrn
0—
ns
mwpcihold
3.943
—
ns
mr_mstopburstn
0—
ns
t_abort
1.197
—
ns
t_retryn
0.795
—
ns
twburstpendn
0—
ns
trpcihold
0.693
—
ns
trburstpendn
0—
ns
fpga_syserror
0—
ns
cfgshiftenn
0—
ns
Description
(TI = 85 °C, VDD = min, VDD2 = min)
Min
Max
Unit
maenn
6.426
—
ns
mwdataenn
6.452
—
ns
datafmfpga[31:0] (dual-port mode)
7.344
—
ns
datafmfpgax[3:0] (dual-port mode)
5.226
—
ns
mwdata[17:0] (quad-port mode)
7.205
—
ns
trdata[17:0] (quad-port mode)
7.344
—
ns
mwlastcycn
6.680
—
ns
mrdataenn
5.371
—
ns
taenn
5.048
—
ns
twdataenn
5.099
—
ns
trdataenn
5.919
—
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com