Electronic Components Datasheet Search
  English  ▼

X  

OR3TP12 Datasheet(PDF) 32 Page - Agere Systems

Part # OR3TP12
Description  Field-Programmable System Chip (FPSC) Embedded Master/Target PCI Interface
PDF  128 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AGERE [Agere Systems]
Direct Link  
Logo AGERE - Agere Systems

OR3TP12 Datasheet(HTML) 32 Page - Agere Systems

Back Button OR3TP12 Datasheet HTML 28Page - Agere Systems OR3TP12 Datasheet HTML 29Page - Agere Systems OR3TP12 Datasheet HTML 30Page - Agere Systems OR3TP12 Datasheet HTML 31Page - Agere Systems OR3TP12 Datasheet HTML 32Page - Agere Systems OR3TP12 Datasheet HTML 33Page - Agere Systems OR3TP12 Datasheet HTML 34Page - Agere Systems OR3TP12 Datasheet HTML 35Page - Agere Systems OR3TP12 Datasheet HTML 36Page - Agere Systems Next Button
Zoom Inzoom in Zoom Outzoom out
 32 / 128 page
background image
ORCA OR3TP12 FPSC
Data Sheet
Embedded Master/Target PCI Interface
March 2000
32
Lucent Technologies Inc.
Lucent Technologies Inc.
Subsystem Vendor ID
0x2C—0x2D
Any 16-bit value.
Subsystem ID
0x2E—0x2F
Any 16-bit value.
Minimum Grant (Min_Gnt)
0x3E
Any 8-bit value.
Maximum Latency (Max_Lat)
0x3F
Any 8-bit value.
Port Mode
Dual-port or quad-port.
I/O Mode
Fast or slew-limited PCI output buffers.
Master FIFO Interface Clock
fclk1 or fclk2.
Target FIFO Interface Clock
fclk1 or fclk2.
Target Address Comparator
Enabled or disabled; when enabled, the Target FIFO
interface will not transfer the MSB of the Target
address to the FPGA application, if it matches the
value of the previous transferred address. For dual-
port, the MSB will cover bits [64:32], whereas for
quad-port, the MSB represents bits [64:17]. If dis-
abled, the FPGA application will receive the address
covering the decoded BAR space.
Target Maximum Initial Latency
Normal (16) or extended (32): The number of wait-
states to insert on Target reads until valid data is
recognized in the Target read data FIFOs. If no data
is detected, the Target will disconnect. Note that
only normal initial latency complies with PCI Specifi-
cation 2.2, Section 3.5.1.1. Extended latency may
be specified in proprietary systems where additional
clocks are required to return the first data word.
Description
Hex Address in PCI
Configuration
Space
Optional Settings
PCI Bus Core Detailed Description (continued)
Table 8. PCI Bus Core Options Settable via FPGA Configuration RAM Bits (continued)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com