Electronic Components Datasheet Search
  English  ▼

X  

OR3TP12 Datasheet(PDF) 69 Page - Agere Systems

Part # OR3TP12
Description  Field-Programmable System Chip (FPSC) Embedded Master/Target PCI Interface
PDF  128 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AGERE [Agere Systems]
Direct Link  
Logo AGERE - Agere Systems

OR3TP12 Datasheet(HTML) 69 Page - Agere Systems

Back Button OR3TP12 Datasheet HTML 65Page - Agere Systems OR3TP12 Datasheet HTML 66Page - Agere Systems OR3TP12 Datasheet HTML 67Page - Agere Systems OR3TP12 Datasheet HTML 68Page - Agere Systems OR3TP12 Datasheet HTML 69Page - Agere Systems OR3TP12 Datasheet HTML 70Page - Agere Systems OR3TP12 Datasheet HTML 71Page - Agere Systems OR3TP12 Datasheet HTML 72Page - Agere Systems OR3TP12 Datasheet HTML 73Page - Agere Systems Next Button
Zoom Inzoom in Zoom Outzoom out
 69 / 128 page
background image
Lucent Technologies Inc.
69
Data Sheet
ORCA OR3TP12 FPSC
March 2000
Embedded Master/Target PCI Interface
Lucent Technologies Inc.
PCI Bus Core Target Controller Detailed Description (continued)
Example: Target Single Read I/O, Delayed Transaction
Figure 24 shows the timing on the PCI for a Target I/O read that is handled as a delayed transaction (deltrn = 0).
Three transactions are shown. The first is the initial read in which the Target latches the command, address, and
byte enables. The Target then issues a retry, obligating the remote Master to continue to issue that identical request
until data is transferred. Meanwhile, the latched information will be transferred to the FPGA application via the Tar-
get FIFO interface. In the second transaction, as shown in Figure 24, all subsequent read or write requests to
memory or I/O space will result in retries, until the read data FIFO becomes nonempty. The third transaction is the
final transaction that completes the transfer of read data. The timing on this third transaction is identical to the tim-
ing of the first except that trdyn accompanies stopn to indicate the disconnect with data.
The FPGA interface timing is shown in Figure 27 and Figure 28 for dual- and quad-port respectively. The FPGA
interface timing is similar for all Target reads and is described below in the Single Target Read FIFO Interface sec-
tion.
5-7547(F)
Figure 24. Target I/O Read, Delayed (PCI Bus, 32-Bit)
Ta0
Ta1
Ta2
Ta3
Ta4
Ta5
Ta6
Tb0
Tb1
Tb2
Tb3
Tb4
Tb5
Tb6
Tc0
Tc1
Tc2
Tc3
Tc4
Tc5
Tc6
ADRS
ADRS
ADRS
DATA
CMD
BEs
CMD BYTE ENABLES
CMD BYTE ENABLES
clk
framen
ad
c_ben
irdyn
devseln
trdyn
stopn
TRANSACTION #1: ADDRESS, BYTE ENABLES,
AND COMMAND LATCHED AS A
DELAYED READ REQUEST.
TRANSACTION #2: DISCONNECTED WITHOUT DATA
BECAUSE READ OPERATION NOT COMPLETED.
TRANSACTION #3: DISCONNECTED WITH DATA
BECAUSE READ OPERATION COMPLETED.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com