OR3TP12 datasheet(5/128 Pages) AGERE

5 / 128 page

Lucent Technologies Inc.

Data Sheet

ORCA OR3TP12 FPSC

March 2000

Embedded Master/Target PCI Interface

Lucent Technologies Inc.

PCI Bus Core Highlights (continued)

Operates at PCI bus speeds up to 66 MHz.

Comprises two independent controllers for Master

and Target.

Meets/exceeds all requirements for

PICMG *Hot

Swap Friendly silicon, Full Hot Swap model, per the

CompactPCI* Hot Swap Specification, PICMG 2.1

R1.0.

PCI SIG Hot-Plug (R1.0) compliant.

Four internal FIFOs individually buffer both directions

of both the Master and Target interfaces:

— Both Master FIFOs are 64 bits wide by 32 bits

deep.

— Both Target FIFOs are 64 bits wide by 16 bits

deep.

Capable of no-wait-state, full-burst PCI transfers in

either direction, on either the Master or Target inter-

face. Dual 32-bit data paths extend into the FPGA

logic, permitting full-bandwidth, simultaneous bidirec-

tional data transfers of up to 264 Mbytes/s to be sus-

tained indefinitely.

Can be configured to provide either two 32-bit buses

(one in each direction) to be multiplexed between

Master and Target, or four independent 16-bit buses.

Provides many hardware options in the PCI bus core

that are set during FPGA logic configuration.

Operates within the requirements of the PCI 5 V and

3.3 V signaling environments, allowing the same

device to be used in 5 V or 3.3 V PCI systems.

FPGA is reconfigurable via the PCI interface configu-

ration space (as well as conventionally), allowing the

FPGA to be field-updated to meet late-breaking

requirements of emerging protocols.

Master:

— Generates all defined command codes except

interrupt acknowledge and special cycle.

— Capable of acting as the system's configuration

agent by booting up with the Master logic enabled.

— Provides multiple options to increase PCI bus

bandwidth.

Target:

— Responds legally to most command codes: inter-

rupt acknowledge, special cycle, and reserved

commands ignored; memory read multiple and

line handled as memory read; memory write and

invalidate handled as memory write.

— Implements Target abort, disconnect, retry, and

wait cycles.

— Handles delayed transactions.

— Handles fast back-to-back transactions.

— Supports programmable latency timer control.

— Method of handling wait-states is programmable

to allow tailoring to different Target data access

latencies.

— Decodes at medium speed.

Supports dual-address cycles (both as Master and

Target).

Supports all six base address registers (BARs), as

either memory (32-bit or 64-bit) or I/O. Any legal

page size can be independently specified for each

BAR during FPGA configuration.

Provides versatile clocking capabilities with FPGA

clocks sourced from PCI bus clock or elsewhere.

FIFO interface buffers asynchronous clock domains

between the PCI interface and FPGA-based logic.

PCI interface timing: meets or exceeds 33 MHz,

50 MHz, and 66 MHz PCI requirements.

Standard 256-byte PCI configuration space:

— Class code, revision ID.

— Latency timer.

— Cache line size.

— Subsystem ID.

— Subsystem vendor ID.

— Maximum latency, minimum grant.

— Interrupt line.

— Hot plug/hot swap capability.

CompactPCI and PICMG are registered trademarks of the PCI

Industrial Computer Manufacturers Group.

Parameter

33 MHz

50 MHz

66 MHz

Device clock = > out

11.0 ns

7.5 ns

6.0 ns

Device setup time

7.0 ns

4.5 ns

3.0 ns

Board prop. delay

10.0 ns

6.5 ns

5.0 ns

Board clock skew

2.0 ns

1.5 ns

1.0 ns

Total budget

30.0 ns

20.0 ns

15.0 ns

OR3TP12 Datasheet(PDF) 5 Page - Agere Systems

OR3TP12 Datasheet(HTML) 5 Page - Agere Systems

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL