Electronic Components Datasheet Search
  English  ▼

X  

ELANSC520 Datasheet(PDF) 118 Page - Advanced Micro Devices

Part # ELANSC520
Description  Microcontroller
PDF  440 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AMD [Advanced Micro Devices]
Direct Link  http://www.amd.com
Logo AMD - Advanced Micro Devices

ELANSC520 Datasheet(HTML) 118 Page - Advanced Micro Devices

Back Button ELANSC520 Datasheet HTML 114Page - Advanced Micro Devices ELANSC520 Datasheet HTML 115Page - Advanced Micro Devices ELANSC520 Datasheet HTML 116Page - Advanced Micro Devices ELANSC520 Datasheet HTML 117Page - Advanced Micro Devices ELANSC520 Datasheet HTML 118Page - Advanced Micro Devices ELANSC520 Datasheet HTML 119Page - Advanced Micro Devices ELANSC520 Datasheet HTML 120Page - Advanced Micro Devices ELANSC520 Datasheet HTML 121Page - Advanced Micro Devices ELANSC520 Datasheet HTML 122Page - Advanced Micro Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 118 / 440 page
background image
General-Purpose Bus Controller Registers
10-2
Élan™SC520 Microcontroller Register Set Manual
GP Echo Mode (GPECHO)
Memory-Mapped
MMCR Offset C00h
Register Description
This register is used to enable the GP bus echo mode.
Bit Definitions
Programming Notes
While echo mode is enabled, the access timing to internal peripherals is modified to adhere to the external timings
programmed by the user. This ensures that external peripherals connected to the GP bus still work as programmed
by the user. Thus it is possible that access to internal peripherals are slower in echo mode than in normal mode.
While echo mode is enabled, the system designer must ensure that the GP bus timing is not faster than that shown
in Table 10-2. The table shows the minimum GP bus timing register values allowed in echo mode. See the
corresponding register descriptions beginning on page 10-7.
:
7
6
5
4
3
2
1
0
Bit
Reserved
GP_ECHO_
ENB
Reset
00000000
R/W
RSV
R/W
Bit
Name
Function
7
–1
Reserved
Reserved
This field should be written to 0 for normal system operation.
0
GP_ECHO_
ENB
GP Bus Echo Mode Enable
This bit is used to enable the echo mode of GP bus.
0 = Echo mode is disabled.
1 = Echo mode is enabled. Accesses to the microcontroller’s integrated peripherals are
echoed to the external GP bus
Table 10-2
GP Bus Echo Mode Minimum Timing
Signal Type
Offset
Register Value1
Notes:
1. The actual time value is the register value plus one. Times are in units of one internal (33-MHz) clock period.
Pulse Width Register
Value1
Recovery Time
Register Value1
GP Chip Select
1
3
1
GP Read
1
3
—
GP Write
1
3
—
GPALE
0
0
—



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com