S70FS01GS datasheet(29/141 Pages) CYPRESS

29 / 141 page

S70FS01GS

Document Number: 002-03833 Rev. *C

Page 29 of 141

Timing Specifications

5.1

Key to Switching Waveforms

Figure 5.1

Waveform Element Meanings

5.2

AC Test Conditions

Figure 5.2

Test Setup

Notes:

1. Input slew rate measured from input pulse min to max at VDD max. Example: (1.9V x 0.8) - (1.9V x 0.2) = 1.14V; 1.14V/1.25V/ns = 0.9ns rise or fall time.

2. AC characteristics tables assume clock and data signals have the same slew rate (slope).

Table 5.1

AC Measurement Conditions

Symbol

Parameter

Min

Max

Unit

Load Capacitance

Input Pulse Voltage

0.2 x VDD

0.8 VDD

Input slew rate

0.23

1.25

V/ns

Input Rise and Fall Times

0.9

Input Timing Ref Voltage

0.5 VDD

Output Timing Ref Voltage

0.5 VDD

Input

Symbol

Output

Valid at logic high or low

High Impedance

Any change permitted

Logic high Logic low

Valid at logic high or low

High Impedance

Changing, state unknown Logic high Logic low

Device

Under

Test

S70FS01GS Datasheet(PDF) 29 Page - Cypress Semiconductor

S70FS01GS Datasheet(HTML) 29 Page - Cypress Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL