Electronic Components Datasheet Search
  English  ▼

X  

S70FS01GS Datasheet(PDF) 63 Page - Cypress Semiconductor

Part # S70FS01GS
Description  1-Gbit (128 MByte), 1.8 V FS-S Flash
PDF  141 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CYPRESS [Cypress Semiconductor]
Direct Link  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

S70FS01GS Datasheet(HTML) 63 Page - Cypress Semiconductor

Back Button S70FS01GS Datasheet HTML 59Page - Cypress Semiconductor S70FS01GS Datasheet HTML 60Page - Cypress Semiconductor S70FS01GS Datasheet HTML 61Page - Cypress Semiconductor S70FS01GS Datasheet HTML 62Page - Cypress Semiconductor S70FS01GS Datasheet HTML 63Page - Cypress Semiconductor S70FS01GS Datasheet HTML 64Page - Cypress Semiconductor S70FS01GS Datasheet HTML 65Page - Cypress Semiconductor S70FS01GS Datasheet HTML 66Page - Cypress Semiconductor S70FS01GS Datasheet HTML 67Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 63 / 141 page
background image
S70FS01GS
Document Number: 002-03833 Rev. *C
Page 63 of 141
8.2
Write Enable Command
The Write Enable (WREN) command must be written prior to any command that modifies non-volatile data. The WREN command
sets the Write Enable Latch (WEL) bit. The WEL bit is cleared to 0 (disables writes) during power-up, hardware reset, or after the
device completes the following commands:
Reset
Page Program (PP or 4PP)
Parameter 4KB Erase (P4E or 4P4E)
Sector Erase (SE or 4SE)
Bulk Erase (BE)
Write Disable (WRDI)
Write Registers (WRR)
Write Any Register (WRAR)
OTP Byte Programming (OTPP)
Advanced Sector Protection Register Program (ASPP)
Persistent Protection Bit Program (PPBP)
Persistent Protection Bit Erase (PPBE)
Password Program (PASSP)
Program Non-Volatile Data Learning Register (PNVDLR)
8.3
Block Protection
The Block Protect bits (Status Register bits BP2, BP1, BP0) in combination with the Configuration Register TBPROT_O bit can be
used to protect an address range of the main Flash array from program and erase operations. The size of the range is determined by
the value of the BP bits and the upper or lower starting point of the range is selected by the TBPROT_O bit of the configuration
register (CR1NV[5]).
The FS01GS contains two FS512S devices to provide the lower and upper half of the overall 1 Gbit address space. Each FS512S
has its own set of Block Protection configuration bits that affect only the address space of that FS512S but, the WP# signal is
common to both devices.
Table 8.1
Upper Array Start of Protection (TBPROT_O = 0)
Status Register Content
Protected Fraction of
Memory Array
Protected Memory (KBytes)
BP2
BP1
BP0
FS512S
512 Mb
0
0
0
None
0
0
0
1
Upper 64th
1024
0
1
0
Upper 32nd
2048
0
1
1
Upper 16th
4096
1
0
0
Upper 8th
8192
1
0
1
Upper 4th
16384
1
1
0
Upper Half
32768
1
1
1
All Sectors
65536



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com