S70FS01GS datasheet(32/141 Pages) CYPRESS

32 / 141 page

S70FS01GS

Document Number: 002-03833 Rev. *C

Page 32 of 141

Notes:

1. IO3 / RESET# Low is ignored during Power-up (tPU). If Reset# is asserted during the end of tPU, the device will remain in the reset state and tRH will determine when

CS# may go Low.

2. If Quad mode is enabled, IO3 / RESET# Low is ignored during tCS

3. Sum of tRP and tRH must be equal to or greater than tRPH.

Figure 5.7

Hardware Reset when Quad Mode is not enabled and IO3 / Reset# is Enabled

Figure 5.8

Hardware Reset when Quad Mode and IO3 / Reset# are Enabled

Table 5.3

Hardware Reset Parameters

Parameter

Description

Limit

Time

Unit

tRS

Reset Setup - Prior Reset end and RESET# high before RESET# low

Min

tRPH

Reset Pulse Hold - RESET# low to CS# low

Min

µs

tRP

RESET# Pulse Width

Min

200

tRH

Reset Hold - RESET# high before CS# low

Min

IO3_RESET#

CS#

Any prior reset

tRS

tRP

tRH

tRPH

IO3_RESET#

CS#

Reset Pulse

Prior access using IO3 for data

tRP

tRH

tRPH

tCS

tDIS

S70FS01GS Datasheet(PDF) 32 Page - Cypress Semiconductor

S70FS01GS Datasheet(HTML) 32 Page - Cypress Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL