Electronic Components Datasheet Search
  English  ▼

X  

AD9545 Datasheet(PDF) 10 Page - Analog Devices

Part # AD9545
Description  Quad Input, 10-Output, Dual DPLL/IEEE 1588 1 pps Synchronizer and Jitter Cleaner
PDF  157 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD9545 Datasheet(HTML) 10 Page - Analog Devices

Back Button AD9545 Datasheet HTML 6Page - Analog Devices AD9545 Datasheet HTML 7Page - Analog Devices AD9545 Datasheet HTML 8Page - Analog Devices AD9545 Datasheet HTML 9Page - Analog Devices AD9545 Datasheet HTML 10Page - Analog Devices AD9545 Datasheet HTML 11Page - Analog Devices AD9545 Datasheet HTML 12Page - Analog Devices AD9545 Datasheet HTML 13Page - Analog Devices AD9545 Datasheet HTML 14Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 157 page
background image
AD9545
Data Sheet
Rev. A | Page 10 of 157
SYSTEM CLOCK INPUTS, XOA AND XOB
Table 4.
Parameter
Min
Typ
Max
Unit
Test Conditions/Comments
SYSTEM CLOCK MULTIPLIER
Output Frequency Range
2250
2415
MHz
The frequency range of the internal voltage controlled
oscillator (VCO) places limits on the choice of the system
clock input frequency
Phase Frequency Detector (PFD) Rate
20
300
MHz
SYSTEM CLOCK REFERENCE INPUT PATH
System clock input must be ac-coupled
Input Frequency Range
System Clock Input Doubler
Disabled
20
300
MHz
Support of oven controlled crystal oscillators (OCXOs)
< 20 MHz is possible using the auxiliary DPLL for system
clock frequency compensation
Enabled
16
150
MHz
Self Biased Common-Mode Voltage
0.75
V
Internally generated
Input Voltage
For dc-coupled, single-ended operation
High
0.9
V
Low
0.5
V
Differential Input Voltage Sensitivity
250
mV p-p
Minimum voltage swing required (as measured with a
differential probe) across the XOA/XOB pins to ensure
switching between logic states; the instantaneous voltage on
either pin must not exceed 1.2 V; accommodate the single-
ended input by ac grounding the complementary input;
800 mV p-p recommended for optimal jitter performance
Slew Rate for Sinusoidal Input
50
V/µs
Minimum input slew rate for device operation; oscillators
with square wave outputs are recommended if not using a
crystal
System Clock Input Divider
(J Divider) Frequency
100
MHz
System Clock Input Doubler
Duty Cycle
Tolerable duty cycle variation on the system clock input
when using the frequency doubler
20 MHz to 150 MHz
43
50
57
%
16 MHz to 20 MHz
47
50
53
%
Input Resistance
5
kΩ
QUARTZ CRYSTAL RESONATOR PATH
Resonator Frequency Range
25
60
MHz
Fundamental mode, AT cut crystal
Maximum Crystal Motional Resistance
100
Ω
A maximum motional resistance of 50 Ω, and maximum
CLOAD of 8 pF is strongly recommended for crystals >52 MHz



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com