Electronic Components Datasheet Search
  English  ▼

X  

PM7346 Datasheet(PDF) 168 Page - PMC-Sierra, Inc

Part # PM7346
Description  SATURN QUAD USER NETWORK INTERFACE FOR J2, E3, T3
PDF  419 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PMC [PMC-Sierra, Inc]
Direct Link  http://www.pmc-sierra.com
Logo PMC - PMC-Sierra, Inc

PM7346 Datasheet(HTML) 168 Page - PMC-Sierra, Inc

Back Button PM7346 Datasheet HTML 164Page - PMC-Sierra, Inc PM7346 Datasheet HTML 165Page - PMC-Sierra, Inc PM7346 Datasheet HTML 166Page - PMC-Sierra, Inc PM7346 Datasheet HTML 167Page - PMC-Sierra, Inc PM7346 Datasheet HTML 168Page - PMC-Sierra, Inc PM7346 Datasheet HTML 169Page - PMC-Sierra, Inc PM7346 Datasheet HTML 170Page - PMC-Sierra, Inc PM7346 Datasheet HTML 171Page - PMC-Sierra, Inc PM7346 Datasheet HTML 172Page - PMC-Sierra, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 168 / 419 page
background image
PM7346 S/UNI-QJET
DATASHEET
PMC-960835
ISSUE 6
SATURN QUAD USER NETWORK INTERFACE FOR J2, E3, T3
PMC-SIERRA, INC. PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA INC., AND ITS CUSTOMERS’ INTERNAL USE 147
Register 030H, 130H, 230H, 330H: DS3 FRMR Configuration
Bit
Type
Function
Default
Bit 7
R/W
AISPAT
1
Bit 6
R/W
FDET
0
Bit 5
R/W
MBDIS
0
Bit 4
R/W
M3O8
0
Bit 3
R/W
UNI
0
Bit 2
R/W
REFR
0
Bit 1
R/W
AISC
0
Bit 0
R/W
CBE
0
CBE:
The CBE bit enables the DS3 C-bit parity application. When a logic 1 is
written to CBE, C-bit parity mode is enabled. When a logic 0 is written to
CBE, the DS3 M23 format is selected. While the C-bit parity application is
enabled, C-bit parity error events, far end block errors are accumulated.
AISC:
The AISC bit controls the algorithm used to detect the alarm indication signal
(AIS). When a logic 1 is written to AISC, the algorithm checks that a framed
DS3 signal with all C-bits set to logic 0 is observed for a period of time before
declaring AIS. The payload contents are checked to the pattern selected by
the AISPAT bit. When a logic 0 is written to AISC, the AIS detection algorithm
is determined solely by the settings of AISPAT and AISONES register bits
(see bit mapping table in the Additional Configuration Register description).
REFR:
The REFR bit initiates a DS3 reframe. When a logic 1 is written to REFR, the
S/UNI-QJET is forced out-of-frame, and a new search for frame alignment is
initiated. Note that only a low to high transition of the REFR bit triggers
reframing; multiple write operations are required to ensure such a transition.
UNI:
The UNI bit configures the S/UNI-QJET to accept either dual-rail or single-rail
receive DS3 streams. When a logic 1 is written to UNI, the S/UNI-QJET
accepts a single-rail DS3 stream on RDATI. The S/UNI-QJET accumulates



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com