Electronic Components Datasheet Search
  English  ▼

X  

PM7346 Datasheet(PDF) 170 Page - PMC-Sierra, Inc

Part # PM7346
Description  SATURN QUAD USER NETWORK INTERFACE FOR J2, E3, T3
PDF  419 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PMC [PMC-Sierra, Inc]
Direct Link  http://www.pmc-sierra.com
Logo PMC - PMC-Sierra, Inc

PM7346 Datasheet(HTML) 170 Page - PMC-Sierra, Inc

Back Button PM7346 Datasheet HTML 166Page - PMC-Sierra, Inc PM7346 Datasheet HTML 167Page - PMC-Sierra, Inc PM7346 Datasheet HTML 168Page - PMC-Sierra, Inc PM7346 Datasheet HTML 169Page - PMC-Sierra, Inc PM7346 Datasheet HTML 170Page - PMC-Sierra, Inc PM7346 Datasheet HTML 171Page - PMC-Sierra, Inc PM7346 Datasheet HTML 172Page - PMC-Sierra, Inc PM7346 Datasheet HTML 173Page - PMC-Sierra, Inc PM7346 Datasheet HTML 174Page - PMC-Sierra, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 170 / 419 page
background image
PM7346 S/UNI-QJET
DATASHEET
PMC-960835
ISSUE 6
SATURN QUAD USER NETWORK INTERFACE FOR J2, E3, T3
PMC-SIERRA, INC. PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA INC., AND ITS CUSTOMERS’ INTERNAL USE 149
Register 031H, 131H, 231H, 331H: DS3 FRMR Interrupt Enable (ACE=0)
Bit
Type
Function
Default
Bit 7
R/W
COFAE
0
Bit 6
R/W
REDE
0
Bit 5
R/W
CBITE
0
Bit 4
R/W
FERFE
0
Bit 3
R/W
IDLE
0
Bit 2
R/W
AISE
0
Bit 1
R/W
OOFE
0
Bit 0
R/W
LOSE
0
LOSE:
The LOSE bit enables interrupt generation when a DS3 loss of signal defect
is declared or removed. The interrupt is enabled when a logic 1 is written.
OOFE:
The OOFE bit enables interrupt generation when a DS3 out of frame defect is
declared or removed. The interrupt is enabled when a logic 1 is written.
AISE:
The AISE bit enables interrupt generation when the DS3 AIS maintenance
signal is detected or removed. The interrupt is enabled when a logic 1 is
written.
IDLE:
The IDLE bit enables interrupt generation when the DS3 IDLE maintenance
signal is detected or removed. The interrupt is enabled when a logic 1 is
written.
FERFE:
The FERFE bit enables interrupt generation when a DS3 far end receive
failure defect is declared or removed. The interrupt is enabled when a logic 1
is written.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com