Electronic Components Datasheet Search
  English  ▼

X  

CP2201 Datasheet(PDF) 33 Page - Silicon Laboratories

Part # CP2201
Description  SINGLE-CHIP ETHERNET CONTROLLER
PDF  108 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SILABS [Silicon Laboratories]
Direct Link  http://www.silabs.com
Logo SILABS - Silicon Laboratories

CP2201 Datasheet(HTML) 33 Page - Silicon Laboratories

Back Button CP2201 Datasheet HTML 29Page - Silicon Laboratories CP2201 Datasheet HTML 30Page - Silicon Laboratories CP2201 Datasheet HTML 31Page - Silicon Laboratories CP2201 Datasheet HTML 32Page - Silicon Laboratories CP2201 Datasheet HTML 33Page - Silicon Laboratories CP2201 Datasheet HTML 34Page - Silicon Laboratories CP2201 Datasheet HTML 35Page - Silicon Laboratories CP2201 Datasheet HTML 36Page - Silicon Laboratories CP2201 Datasheet HTML 37Page - Silicon Laboratories Next Button
Zoom Inzoom in Zoom Outzoom out
 33 / 108 page
background image
CP2200/1
Rev. 1.0
33
Register 7. INT0EN: Interrupt Enable Register 0
Bit 7:
EEOPINT: Enable End of Packet Interrupt
0: Disable End of Packet Interrupt.
1: Enable End of Packet Interrupt.
Bit 6:
ERXEINT: Enable Receive FIFO Empty Interrupt
0: Disable Receive FIFO Empty Interrupt.
1: Enable Receive FIFO Empty Interrupt.
Bit 5:
ESELFINT: Enable Self Initialization Complete Interrupt
0: Disable Self Initialization Complete Interrupt.
1: Enable Self Initialization Complete Interrupt.
Bit 4:
EOSCINT: Enable Oscillator Initialization Complete Interrupt
0: Disable Oscillator Initialization Complete Interrupt.
1: Enable Oscillator Initialization Complete Interrupt.
Bit 3:
EFLWEINT: Enable Flash Write/Erase Operation Complete Interrupt
0: Disable Flash Write/Erase Operation Complete Interrupt.
1: Enable Flash Write/Erase Operation Complete Interrupt.
Bit 2:
ETXINT: Enable Packet Transmitted Interrupt
0: Disable Packet Transmitted Interrupt.
1: Enable Packet Transmitted Interrupt.
Bit 1:
ERXFINT: Enable Receive FIFO Full Interrupt
0: Disable Receive FIFO Full Interrupt.
1: Enable Receive FIFO Full Interrupt.
Bit 0:
ERXINT: Enable Packet Received Interrupt
0: Disable Packet Received Interrupt.
1: Enable Packet Received Interrupt.
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Reset Value
EEOPINT ERXEINT ESELFINT EOSCINT EFLWEINT ETXINT ERXFINT ERXINT 00000000
Bit7
Bit6
Bit5
Bit4
Bit3
Bit2
Bit1
Bit0
Address:
0x64



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com