TMPR3916 datasheet(187/225 Pages) TOSHIBA

187 / 225 page

Chapter 10 Asynchronous Serial Interface (UART)

Preliminary

10-12

Bit

Name

Function

Reset

Value

R/W

1:0

UMODE

UART Mode

For the SIO Mode setting.

00 = 8-bit data length

01 = 7-bit data length

10 = Multi controller 8-bit data length

11 = Multi controller 7-bit data length

R/W

The reception of a 1-bit stop while in a 2-bit stop length setting does not generate a frame error.

When an external clock is connected to the Serial Clock In pin of the TMPR3916, bit 6 of the SILCR

must be set to 1 to avoid conflicts. It is not possible to connect an external clock and decide to use the

system clock for UART operation.

The OUTSEL bit will have effect only on the frequency of the Serial Clock Out. The Baud rate of the

UART will not depend on the settings of the OUTSEL bit.

The Wake Up Bit for Receive has to be set to 1 if the receiver has to be enabled for receiving an

address frame prior to the data frames. The Wake Up Bit for Transmit has to be set to 1 if an address

frame is being sent prior to sending data frames (an address frame may be followed by several data

frames to the same receiver). Obviously these two bits make sense only in multi controller mode. In a

point-to-point transmission there’s no need to address the receiver.

10.2.3

DMA/Interrupt Control Register (SIDICR)

Bit

Name



Bit

1514

131211

Name

TDR

RDR

TIR

RIR

SPIR

CTSAC



Bit

543

210

Name



SIOE

SICTS

SIBRK

SITR

SIAS

SIUB

Bit

Name

Function

Reset

Value

R/W

31:16



Wired to zero

TDR

Transmit DMA Request

0 = No DMA request when free space in transmit FIFO

1 = DMA request when free space in transmit FIFO

R/W

RDR

Receive DMA Request

0 = No DMA request when data in receive FIFO

1 = DMA request when data in receive FIFO

R/W

TIR

Transmit Interrupt Request

0 = No interrupt when free space in transmit FIFO

1 = Send SIOTX interrupt when free space in transmit FIFO

R/W

RIR

Receive Interrupt Request

0 = No interrupt when error or time out occurs

1 = When error or time-out occurs send

• SIORX interrupt, when RDR=0,

• SIOEXC interrupt, when RDR=1

R/W

TMPR3916 Datasheet(PDF) 187 Page - Toshiba Semiconductor

TMPR3916 Datasheet(HTML) 187 Page - Toshiba Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL