| Electronic Components Datasheet Search |
|
HD6433713 Datasheet(PDF) 74 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
HD6433713 Datasheet(HTML) 74 Page - Renesas Technology Corp |
|
74 / 324 page ![]() Bit 7: A/D converter interrupt enable (IENAD) Bit 7 IENAD Description 0 Disables interrupt requests by IRRAD. (initial value) 1 Enables interrupt requests by IRRAD. Bit 6: Key scan interrupt enable (IENKS) Bit 6 IENKS Description 0 Disables interrupt requests by IRRKS. (initial value) 1 Enables interrupt requests by IRRKS. Bits 5 to 2: Reserved bits Bits 5 to 2 are reserved; they always read 1, and cannot be modified. Bits 1 and 0: Serial communication interface 2 and 1 interrupt enable (IENS2 and IENS1) Bits 1 and 0 IENS2, IENS1 Description 0 Disables interrupt requests by IRRS2 and IRRS1. (initial value) 1 Enables interrupt requests by IRRS2 and IRRS1. 6. Interrupt request register 1 (IRR1) Note: * Only 0 can be written, to clear the flag. IRR1 is an 8-bit read/write register with flags that are set to 1 when an external interrupt is requested. Bits 7 and 6: Reserved bits Bits 7 and 6 are reserved; they always read 1, and cannot be modified. Bit Initial value Read/Write 7 — 1 — 6 — 1 — 5 IRRI5 0 R/W 4 IRRI4 0 R/W 3 — 0 — 0 IRRI0 0 R/W 2 — 0 — 1 IRRI1 0 R/W ** * * 63 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |