Electronic Components Datasheet Search
  English  ▼

X  

HD6433713 Datasheet(PDF) 76 Page - Renesas Technology Corp

Part # HD6433713
Description  single-chip microcontrollers
PDF  324 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

HD6433713 Datasheet(HTML) 76 Page - Renesas Technology Corp

Back Button HD6433713 Datasheet HTML 72Page - Renesas Technology Corp HD6433713 Datasheet HTML 73Page - Renesas Technology Corp HD6433713 Datasheet HTML 74Page - Renesas Technology Corp HD6433713 Datasheet HTML 75Page - Renesas Technology Corp HD6433713 Datasheet HTML 76Page - Renesas Technology Corp HD6433713 Datasheet HTML 77Page - Renesas Technology Corp HD6433713 Datasheet HTML 78Page - Renesas Technology Corp HD6433713 Datasheet HTML 79Page - Renesas Technology Corp HD6433713 Datasheet HTML 80Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 76 / 324 page
background image
Bit 5: Direct transfer interrupt request (IRRDT)
Bits 5
IRRDT
Description
0
No direct transfer interrupt request.
(initial value)
1
Setting conditions: In subactive mode, when the system control register 2
(SYSCR2) DTON bit = 1, the system control register 1 (SYSCR1) LSON bit = 0,
and the interrupt enable register 2 (IENR2) IENDT bit = 1, execution of a SLEEP
instruction results in direct transfer to active mode via watch mode. During this
process a direct transfer interrupt is requested and the IRRDT flag is set to 1.
Clearing method: Cleared when software writes 0 in the flag. (The flag is not
automatically cleared when an interrupt is accepted.)
Bits 4 to 0: Timer E to A interrupt request (IRRTE to IRRTA)
Bits 4 to 0
IRRTE to IRRTA
Description
0
No overflow interrupt request from the corresponding timer
(initial value)
(E to A).
1
Setting conditions: When a timer E to A overflow interrupt is requested, the
corresponding flag (IRRTE to IRRTA ) is set to 1.
Clearing method: Cleared when software writes 0 in the flag. (The flag is
not automatically cleared when an interrupt is accepted.)
8.
Interrupt request register 3 (IRR3)
Note: * Only 0 can be written, to clear the flag.
Bit 7: A/D conversion complete interrupt request (IRRAD)
Bit 7
IRRAD
Description
0
No A/D converter interrupt request.
(initial value)
1
Setting conditions: When the A/D converter completes A/D conversion, an interrupt
is requested and the IRRAD flag is set to 1.
Clearing method: Cleared when software writes 0 in the flag. (The flag is not
automatically cleared when an interrupt is accepted.)
Bit
Initial value
Read/Write
7
IRRAD
0
R/W
6
IRRKS
0
R/W
5
—
1
—
4
—
1
—
3
—
1
—
0
IRRS1
0
R/W
2
—
1
—
1
IRRS2
0
R/W
**
*
*
65



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com