Electronic Components Datasheet Search
  English  ▼

X  

HC210 Datasheet(PDF) 71 Page - Altera Corporation

Part # HC210
Description  HardCopy II Device Family
PDF  228 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ALTERA [Altera Corporation]
Direct Link  http://www.altera.com
Logo ALTERA - Altera Corporation

HC210 Datasheet(HTML) 71 Page - Altera Corporation

Back Button HC210 Datasheet HTML 67Page - Altera Corporation HC210 Datasheet HTML 68Page - Altera Corporation HC210 Datasheet HTML 69Page - Altera Corporation HC210 Datasheet HTML 70Page - Altera Corporation HC210 Datasheet HTML 71Page - Altera Corporation HC210 Datasheet HTML 72Page - Altera Corporation HC210 Datasheet HTML 73Page - Altera Corporation HC210 Datasheet HTML 74Page - Altera Corporation HC210 Datasheet HTML 75Page - Altera Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 71 / 228 page
background image
Altera Corporation
4–29
September 2008
Maximum Output Clock Rates
1.5-V differential
HSTL class II
(5)
16 mA
600
—
—
—
—
600
600
MHz
18 mA
600
—
—
—
—
600
600
MHz
20 mA (3)
650
—
—
—
—
650
650
MHz
Notes to Table 4–35:
(1)
The toggle rate applies to 0 pF output load for all I/O standards except for LVDS and HyperTransport technology
on row I/O pins. For LVDS and HyperTransport technology on row I/O pins, the toggle rates apply to load from
0 to 5 pF.
(2)
CLK [1, 3, 9, 11] and FPLL_CLK are dedicated input clocks, and are excluded from this table.
(3)
This is the default setting in the Quartus® II software if supported by the pin location.
(4)
The PCI clamping diode is only supported on the top and bottom I/O pins.
(5)
Like Stratix II devices, differential HSTL and SSTL is supported only on the column
CLK, PLL_OUT and memory
interface
DQS IOE pins. For HC210 and HC220, only the top column clock pins support Differential HSTL and SSTL.
Table 4–35. HardCopy II Maximum Output Clock Rate of HC210, HC220, HC230 and HC240 Devices
Note (1) (Part 5 of 5)
I/O Standard
Drive
Strength
Memory
Interface
IOEs
High
Speed
IOEs
General Purpose
IOEs
CLK [0,
2, 8,
10] (2)
CLK
[4..7,
12..15]
PLL_OUT
Unit
Bottom
Column
Right
Row
Table 4–36. HardCopy II Maximum Output Clock Rate for HC210W Devices
Notes (1), (6) (Part 1 of 4)
I/O Standard
Drive
Strength
Memory
Interface
IOEs
High
Speed
IOEs
General Purpose
IOEs
CLK [0,
2, 8,
10] (2)
CLK
[4..7,
12..15]
PLL_OUT
Unit
Bottom
Column
Right
Row
3.3-V LVTTL
4 mA
100
100
100
100
100
100
100
MHz
8 mA
170
170
170
170
170
170
170
MHz
12 mA
230
230
230
230
230
230
230
MHz
16 mA
240
—
—
—
—
240
240
MHz
20 mA
280
—
—
—
—
280
280
MHz
24 mA (3)
300
—
—
—
—
300
300
MHz
3.3-V LVCMOS
4 mA
175
175
175
175
175
175
175
MHz
8 mA
230
230
230
230
230
230
230
MHz
12 mA
260
—
—
—
—
260
260
MHz
16 mA
270
—
—
—
—
270
270
MHz
20 mA
290
—
—
—
—
290
290
MHz
24 mA (3)
310
—
—
—
—
310
310
MHz



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com