Electronic Components Datasheet Search
  English  ▼

X  

HC210 Datasheet(PDF) 80 Page - Altera Corporation

Part # HC210
Description  HardCopy II Device Family
PDF  228 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ALTERA [Altera Corporation]
Direct Link  http://www.altera.com
Logo ALTERA - Altera Corporation

HC210 Datasheet(HTML) 80 Page - Altera Corporation

Back Button HC210 Datasheet HTML 76Page - Altera Corporation HC210 Datasheet HTML 77Page - Altera Corporation HC210 Datasheet HTML 78Page - Altera Corporation HC210 Datasheet HTML 79Page - Altera Corporation HC210 Datasheet HTML 80Page - Altera Corporation HC210 Datasheet HTML 81Page - Altera Corporation HC210 Datasheet HTML 82Page - Altera Corporation HC210 Datasheet HTML 83Page - Altera Corporation HC210 Datasheet HTML 84Page - Altera Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 80 / 228 page
background image
4–38
Altera Corporation
September 2008
HardCopy Series Handbook, Volume 1
fHSDR (data rate)
J = 4 to 10 (LVDS, HyperTransport technology)
150
—
1,040
Mbps
J = 2 (LVDS, HyperTransport technology)
(3)
—
760
Mbps
J = 1 (LVDS only)
(3)
—
500
Mbps
fHSDRDPA (DPA data rate)
J = 4 to 10 (LVDS, HyperTransport technology)
150
—
1,040
Mbps
TCCS
All differential standards
—
—
200
ps
SW
All differential standards
330
—
—
ps
Output jitter
—
—
—
190
ps
Output tRISE
All differential I/O standards
—
—
160
ps
Output tFALL
All differential I/O standards
—
—
180
ps
tDUTY
—45
50
55
%
DPA run length
—
—
—
6,400
UI
DPA jitter tolerance
(peak-to-peak)
—0.44
—
—
UI
DPA lock time
Standard
Training
Pattern
Transition
Density
—
—
—
Number of
repetitions
——
—
—
—
—
SPI4
0000000000
1111111111
10%
256
—
—
Parallel Rapid I/O
10010000
25%
256
—
—
—
10010000
50%
256
—
—
Miscellaneous
10101010
100%
256
—
—
—
10101010
—
256
—
—
Notes to Table 4–41:
(1)
When J = 4 to 10, the SERDES block is used.
When J = 1 or 2, the SERDES block is bypassed.
(2)
The input clock frequency and the W factor must satisfy the following fast PLL VCO specification: 150
≤ input
clock frequency × W
≤ 1,040.
(3)
The minimum specification is dependent on the clock source (fast PLL, enhanced PLL, clock pin, and so on) and
the clock routing resource (global, regional, or local) used. The I/O differential buffer and input register do not
have a minimum toggle rate.
Table 4–41. HardCopy II High-Speed I/O Specifications for HC210, HC220, HC230 and HC240 Devices
Note (1) (Part 2 of 2)
Symbol
Conditions
Min
Typ
Max
Unit



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com