Electronic Components Datasheet Search
  English  ▼

X  

HC210 Datasheet(PDF) 84 Page - Altera Corporation

Part # HC210
Description  HardCopy II Device Family
PDF  228 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ALTERA [Altera Corporation]
Direct Link  http://www.altera.com
Logo ALTERA - Altera Corporation

HC210 Datasheet(HTML) 84 Page - Altera Corporation

Back Button HC210 Datasheet HTML 80Page - Altera Corporation HC210 Datasheet HTML 81Page - Altera Corporation HC210 Datasheet HTML 82Page - Altera Corporation HC210 Datasheet HTML 83Page - Altera Corporation HC210 Datasheet HTML 84Page - Altera Corporation HC210 Datasheet HTML 85Page - Altera Corporation HC210 Datasheet HTML 86Page - Altera Corporation HC210 Datasheet HTML 87Page - Altera Corporation HC210 Datasheet HTML 88Page - Altera Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 84 / 228 page
background image
4–42
Altera Corporation
September 2008
HardCopy Series Handbook, Volume 1
External
Memory
Interface
Specifications
Table 4–44 summarizes the maximum clock rate that HardCopy II devices
can support with external memory devices.
tARESET_RECONFIG Minimum pulse width on the areset signal
when using PLL reconfiguration. Reset the
PLL after scan done goes high.
500
—
—
ns
Note to Table 4–43:
(1)
Limited by I/O fMAX.
Table 4–43. HardCopy II Fast PLL Specifications (Part 2 of 2)
Name
Description
Min
Typ
Max
Unit
Table 4–44. HardCopy II Maximum Clock Rate Support for External Memory Interfaces
Note (1)
Memory Standards
HardCopy II Device
Unit
Wire Bond Package
HC210W (2)
Flip Chip Package
HC210 / HC220 / HC230 / HC240 (3)
Com (C)
Ind (I)
Com (C)
Ind (I)
DDR
150
133
200
200
MHz
DDR2 (7)
150
133
267
233
MHz
QDRII (6)
150
133
250
233 (5)
MHz
RLDRAMII (6)
150
133
250 (4)
233 (4)
MHz
Notes to Table 4–44:
(1)
HardCopy II devices do not support PLL-based external memory interface except for SDR SDRAMs which do not
require the DLL.
(2)
HC210W supports memory interface on the top I/O banks.
(3)
HC210 and HC220 support memory interface on the top I/O banks. HC230 and HC240 support memory interface
on the top and bottom I/O banks.
(4)
You will need to under-clock a 300 MHz memory device.
(5)
You will need to under-clock a 250 MHz memory device.
(6)
Based on a DDIO scheme with the 1.8-V HSTL I/O standard.
(7)
Based on the PLL dedicated scheme. Use the same FMAX specification for Static-PHY and Auto-PHY since the
write-side is limited by the new tDS/tH specification.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com