Electronic Components Datasheet Search
  English  ▼

X  

HC210 Datasheet(PDF) 38 Page - Altera Corporation

Part # HC210
Description  HardCopy II Device Family
PDF  228 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ALTERA [Altera Corporation]
Direct Link  http://www.altera.com
Logo ALTERA - Altera Corporation

HC210 Datasheet(HTML) 38 Page - Altera Corporation

Back Button HC210 Datasheet HTML 34Page - Altera Corporation HC210 Datasheet HTML 35Page - Altera Corporation HC210 Datasheet HTML 36Page - Altera Corporation HC210 Datasheet HTML 37Page - Altera Corporation HC210 Datasheet HTML 38Page - Altera Corporation HC210 Datasheet HTML 39Page - Altera Corporation HC210 Datasheet HTML 40Page - Altera Corporation HC210 Datasheet HTML 41Page - Altera Corporation HC210 Datasheet HTML 42Page - Altera Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 38 / 228 page
background image
3–2
Altera Corporation
Preliminary
September 2008
HardCopy Series Handbook, Volume 1
f
The BSDL files for HardCopy II devices are different from the
corresponding Stratix® II FPGAs. For more information, or to receive
BSDL files for IEEE Std. 1149.1- compliant Hardcopy II devices, visit the
Altera website at www.altera.com.
The HardCopy II device instruction register length is 10 bits and the
USERCODE register length is 32 bits. The USERCODE registers are not
reprogrammable and are mask-programmed. The designer can choose an
appropriate 32 bit sequence which will be programmed into the
USERCODE registers.
USERCODE
00 0000 0111
Selects the 32-bit
USERCODE
register and places it between the
TDI and TDO pins, allowing the
USERCODE to be serially shifted out
of
TDO.
IDCODE
00 0000 0110
Selects the
IDCODE register and
places it between
TDI and TDO,
allowing the
IDCODE to be serially
shifted out of
TDO.
HIGHZ (1)
00 0000 1011
Places the 1-bit
BYPASS register
between the
TDI and TDO pins,
which allows the BST data to pass
synchronously through selected
devices to adjacent devices during
normal device operation, while
tri-stating all of the I/O pins.
CLAMP (1)
00 0000 1010
Places the 1-bit
BYPASS register
between the
TDI and TDO pins,
which allows the BST data to pass
synchronously through selected
devices to adjacent devices during
normal device operation while
holding I/O pins to a state defined by
the data in the boundary-scan
register.
Note to Table 3–1:
(1)
Bus hold and weak pull-up resistor features override the high-impedance state of
HIGHZ, CLAMP, and EXTEST.
Table 3–1. HardCopy II JTAG Instructions (Part 2 of 2)
JTAG Instruction
Instruction Code
Description



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com