Electronic Components Datasheet Search
  English  ▼

X  

HC210 Datasheet(PDF) 15 Page - Altera Corporation

Part # HC210
Description  HardCopy II Device Family
PDF  228 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ALTERA [Altera Corporation]
Direct Link  http://www.altera.com
Logo ALTERA - Altera Corporation

HC210 Datasheet(HTML) 15 Page - Altera Corporation

Back Button HC210 Datasheet HTML 11Page - Altera Corporation HC210 Datasheet HTML 12Page - Altera Corporation HC210 Datasheet HTML 13Page - Altera Corporation HC210 Datasheet HTML 14Page - Altera Corporation HC210 Datasheet HTML 15Page - Altera Corporation HC210 Datasheet HTML 16Page - Altera Corporation HC210 Datasheet HTML 17Page - Altera Corporation HC210 Datasheet HTML 18Page - Altera Corporation HC210 Datasheet HTML 19Page - Altera Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 15 / 228 page
background image
Altera Corporation
2–7
September 2008
Preliminary
HCells
Only HCells that are required to implement the design’s DSP functions
are enabled. HCells not needed for DSP functions can be used for ALM
configurations, which results in efficient logic usage. In addition to area
management, the placement of these HCell macros allows for optimized
routing and performance.
An example of efficient logic area usage can be seen when comparing the
18 × 18 multiplier implementation in Stratix II FPGAs using the dedicated
DSP block versus the implementation in HardCopy II devices using
HCells. If the Stratix II DSP function only calls for one 18 × 18 multiplier,
the other three 18 × 18 multipliers and the DSP block’s adder output block
are not used (Figure 2–2). In HardCopy II devices, the HCell-based logic
fabric that is not used for DSP functions can be used to implement other
combinational logic, adder, and register functions.
Figure 2–2. Stratix II DSP Block versus HardCopy II HCell 18 × 18-Bit Multiplier Implementation
HardCopy II devices support all Stratix II DSP configurations (9 × 9,
18 × 18, and 36 × 36 multipliers) and all Stratix II DSP block features, such
as dynamic sign controls, dynamic addition/subtraction, saturation,
rounding, and dynamic input shift registers, except for dynamic mode
switching.
Input
Registers
18
× 18
Multiplier
18
× 18
Multiplier
18
× 18
Multiplier
18
× 18
Multiplier
Input
Registers
Output
Registers
Output
Registers
Adder/
Subtractor/
Accumulator
Block
Input
Registers
18
× 18
Multiplier
Output
Registers
Used portions of the block
Unused portions of the block
Stratix II DSP Block
HardCopy II HCell-Based Logic Fabric
These elements are implemented
using HCell macros.
Unused logic area can
be used to perform other
logic functions.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com